- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298476 > 70P249L65BYGI (INTEGRATED DEVICE TECHNOLOGY INC) 4K X 16 DUAL-PORT SRAM, 40 ns, PBGA100 PDF資料下載
參數(shù)資料
| 型號： | 70P249L65BYGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 4K X 16 DUAL-PORT SRAM, 40 ns, PBGA100 |
| 封裝： | 0.50 MM PITCH, GREEN, BGA-100 |
| 文件頁數(shù)： | 10/22頁 |
| 文件大?。?/td> | 146K |
| 代理商： | 70P249L65BYGI |
6.42
IDT70P269/259/249L
Low Power 16K/8K/4K x 16 Dual-Port Static RAM
Industrial Temperature Range
18
OCTOBER 16, 2008
Truth Table III — Interrupt Flag(1)
NOTES:
1.
Assumes
BUSYL = BUSYR = VIH.
2. 3FFF for 70P269, 1FFF for 70P259, FFF for 70P249.
3. 3FFE for 70P269, 1FFE for 70P259, FFE for 70P249.
Left Port
Right Port
Function
WE
CS
OEL
A13L-A0L
INTL
WE
CS
OER
A13R-A0R
INTR
L
X
3FFF(2)
XXXX
X
L
Set Right
INTR Flag
X
XXX
X
L
3FFF
(2)
H
Reset Right
INTR Flag
XXX
X
L
X
3FFE(3)
X
Set Left
INTL Flag
X
L
3FFE
(3)
H
X
Reset Left
INTL Flag
7146 tbl 16
Truth Table IV —
Address BUSY Arbitration
NOTES:
1. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address
and enable inputs of this port. If tPS is not met, either
BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
2. Writes to the left port are internally ignored when
BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored
when
BUSYR outputs are driving LOW regardless of actual logic level on the pin.
Inputs
Outputs
Function
CSL
CSR
Address Match
Left/Right Port
BUSYL
BUSYR
XX
NO MATCH
H
Normal
HX
MATCH
H
Normal
XH
MATCH
H
Normal
L
MATCH
(1)
Write Inhibit
(2)
7146 tbl 17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 70R89-P | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 70R89-59 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 70R89-58 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 70R89-50 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 70R89-49 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 70P249L65BYGI8 | 功能描述:靜態(tài)隨機(jī)存取存儲器 Low Power Dual-Port RAM IC RoHS:否 制造商:IDT 存儲容量: 組織: 訪問時(shí)間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| 70P249L90BYGI | 功能描述:IC SRAM 64KBIT 90NS 100FBGA 制造商:idt, integrated device technology inc 系列:- 包裝:托盤 零件狀態(tài):過期 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，異步 存儲容量:64K（4K x 16） 速度:90ns 接口:并聯(lián) 電壓 - 電源:1.7 V ~ 1.9 V 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:100-TFBGA 供應(yīng)商器件封裝:100-CABGA（6x6） 標(biāo)準(zhǔn)包裝:90 |
| 70P249L90BYGI8 | 功能描述:靜態(tài)隨機(jī)存取存儲器 Low Power Dual-Port RAM IC RoHS:否 制造商:IDT 存儲容量: 組織: 訪問時(shí)間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| 70P24L20BF | 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 1.8V 64KBIT 4K X 16 20NS 100BGA - Bulk |
| 70P24L20BF8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 1.8V 64KBIT 4K X 16 20NS 100BGA - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。