參數(shù)資料
型號: 7016L20JGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 16K X 9 DUAL-PORT SRAM, 20 ns, PQCC68
封裝: 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, PLASTIC, LCC-68
文件頁數(shù): 4/20頁
文件大小: 164K
代理商: 7016L20JGI
6.42
IDT7016S/L
High-Speed 16K x 9 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
12
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range(6)
NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveformof Write with Port-to-Port Read and
BUSY (M/S = VIH)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited on Port "B" during contention on Port "A".
5. To ensure that a write cycle is completed on Port "B" after contention on Port "A".
6. 'X' in part numbers indicates power rating (S or L).
7016X12
Com'l Only
7016X15
Com'l Only
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
BUSY TIMING (M/S = VIH)
tBAA
BUSY Access Time from Address Match
____
12
____
15
ns
tBDA
BUSY Disable Time from Address Not Matched
____
12
____
15
ns
tBAC
BUSY Access Time from Chip Enable Low
____
12
____
15
ns
tBDC
BUSY Disab le Time from Chip Enable High
____
12
____
15
ns
tAPS
Arbitration Priority Set-up Time(2)
5
____
5
____
ns
tBDD
BUSY Disable to Valid Data(3)
____
15
____
18
ns
tWH
Write Hold After
BUSY(5)
11
____
13
____
ns
BUSY INPUT TIMING (M/S = VIL)
tWB
BUSY Input to Write(4)
0
____
0
____
ns
tWH
Write Hold After
BUSY(5)
11
____
13
____
ns
PORT-TO-PORT DELAY TIMING
tWDD
Write Pulse to Data Delay(1)
____
25
____
30
ns
tDDD
Write Data Valid to Read Data Delay(1)
____
20
____
25
ns
3190 tbl 14a
7016X20
Com'l, Ind
& Military
7016X25
Com'l &
Military
7016X35
Com'l &
Military
Symbol
Parameter
Min.
Max.Min.Max.Min.
Max.
Unit
BUSY TIMING (M/S = VIH)
tBAA
BUSY Access Time from Address Match
____
20
____
20
____
20
ns
tBDA
BUSY Disable Time from Address Not Matched
____
20
____
20
____
20
ns
tBAC
BUSY Access Time from Chip Enable Low
____
20
____
20
____
20
ns
tBDC
BUSY Disab le Time from Chip Enable High
____
17
____
17
____
20
ns
tAPS
Arbitration Priority Set-up Time(2)
5
____
5
____
5
____
ns
tBDD
BUSY Disable to Valid Data(3)
____
30
____
30
____
35
ns
tWH
Write Hold After
BUSY(5)
15
____
17
____
25
____
ns
BUSY INPUT TIMING (M/S = VIL)
tWB
BUSY Input to Write(4)
0
____
0
____
0
____
ns
tWH
Write Hold After
BUSY(5)
15
____
17
____
25
____
ns
PORT-TO-PORT DELAY TIMING
tWDD
Write Pulse to Data Delay(1)
____
45
____
50
____
60
ns
tDDD
Write Data Valid to Read Data Delay(1)
____
30
____
35
____
45
ns
3190 tbl 14b
相關(guān)PDF資料
PDF描述
7016L25PFG 16K X 9 DUAL-PORT SRAM, 25 ns, PQFP80
7016S35PFGB 16K X 9 DUAL-PORT SRAM, 35 ns, PQFP80
70219-920 8 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
70219-921LF 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
70219-921 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
7016L20JI 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC Tube 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 68PLCC - Rail/Tube
7016L20JI8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 68PLCC - Tape and Reel
7016L20PF 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
7016L20PF8 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
7016L20PFI 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 80-Pin TQFP 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 80-Pin TQFP Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 80TQFP - Rail/Tube