- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294084 > 7016L20JGI (INTEGRATED DEVICE TECHNOLOGY INC) 16K X 9 DUAL-PORT SRAM, 20 ns, PQCC68 PDF資料下載
參數(shù)資料
| 型號： | 7016L20JGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 16K X 9 DUAL-PORT SRAM, 20 ns, PQCC68 |
| 封裝： | 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, PLASTIC, LCC-68 |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 164K |
| 代理商： | 7016L20JGI |
6.42
IDT7016S/L
High-Speed 16K x 9 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
10
Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)
NOTES:
1. R/
W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a LOW
CE and a LOW R/W for memory array writing cycle.
3. tWR is measured from the earlier of
CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the
CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last,
CE or R/W.
7. This parameter is guaranteed by device characterization but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure
2).
8. If
OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be
placed on the bus for the required tDW. If
OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as
the specified tWP.
9. To access RAM,
CE = VIL and SEM = VIH. To access Semaphore, CE = VIH and SEM = VIL. tEW must be met for either condition.
Timing Waveform of Write Cycle No. 2, CE Controlled Timing(1,5)
R/
W
tWC
tHZ
tAW
tWR
tAS
tWP
DATAOUT
(2)
tWZ
tDW
tDH
tOW
OE
ADDRESS
DATAIN
CE or SEM
(6)
(4)
(3)
3190 drw 09
(7)
(9)
(7)
tLZ
3190 drw 10
tWC
tAS
tWR
tDW
tDH
ADDRESS
DATAIN
CE or SEM
R/
W
tAW
tEW
(3)
(2)
(6)
(9)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7016L25PFG | 16K X 9 DUAL-PORT SRAM, 25 ns, PQFP80 |
| 7016S35PFGB | 16K X 9 DUAL-PORT SRAM, 35 ns, PQFP80 |
| 70219-920 | 8 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-921LF | 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
| 70219-921 | 20 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7016L20JI | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC Tube 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 68PLCC - Rail/Tube |
| 7016L20JI8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 68-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 68PLCC - Tape and Reel |
| 7016L20PF | 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 7016L20PF8 | 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 7016L20PFI | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 80-Pin TQFP 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 144K-Bit 16K x 9-Bit 20ns 80-Pin TQFP Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 5V 144KBIT 16KX9 20NS 80TQFP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。