- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157283 > 5962R9572201VQC (INTERSIL CORP) 16-BIT, 5 MHz, MICROPROCESSOR, CDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962R9572201VQC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 5 MHz, MICROPROCESSOR, CDIP40 |
| 封裝： | CERAMIC, DIP-40 |
| 文件頁(yè)數(shù)： | 10/29頁(yè) |
| 文件大?。?/td> | 322K |
| 代理商： | 5962R9572201VQC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
18
Status bits S0, S1 and S2 are used by the bus controller, in
maximum mode, to identify the type of bus transaction
according to Table 2.
Status bits S3 through S7 are time multiplexed with high order
address bits and the BHE signal, and are therefore valid
during T2 through T4. S3 and S4 indicate which segment
register (see Instruction Set Description) was used for this bus
cycle in forming the address, according to Table 3.
S5 is a reection of the PSW interrupt enable bit. S6 is
always zero and S7 is a spare status bit.
I/O Addressing
In the HS-80C86RH, I/O operations can address up to a
maximum of 64K I/O byte registers or 32K I/O word
registers. The I/O address appears in the same format as
the memory address on bus lines A15-A0. The address lines
A19-A16 are zero in I/O operations. The variable I/O
instructions which use register DX as a pointer have full
address capability while the direct I/O instructions directly
address one or two of the 256 I/O byte locations in page 0 of
the I/O address space.
I/O ports are addressed in the same manner as memory
locations. Even addressed bytes are transferred on the
D7-D0 bus lines and odd addressed bytes on D15-D8. Care
must be taken to ensure that each register within an 8-bit
peripheral located on the lower portion of the bus be
addressed as even.
TABLE 2.
S2
S1
S0
CHARACTERISTICS
0
Interrupt Acknowledge
0
1
Read I/O Port
0
1
0
Write I/O Port
0
1
Halt
1
0
Instruction Fetch
1
0
1
Read Data from Memory
1
0
Write Data to Memory
1
Passive (no bus cycle)
TABLE 3.
S4
S3
CHARACTERISTICS
0 (Low)
0
Alternate Data (extra segment)
0
1
Stack
1 (High)
0
Code or None
1
Data
HS-80C86RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R9662801VYX | 4000/14000/40000 SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDFP16 |
| 59630-1-T-03-D | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
| 59630-1-T-03-F | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
| 59630-1-T-05-A | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
| 59630-1-T-05-F | MAGNETIC FIELD SENSOR-HALL EFFECT, ROUND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R9572701VXC | 制造商:Harris Corporation 功能描述: |
| 5962R9575701VXC | 制造商:Intersil Corporation 功能描述:Counter, Up/Down, 4 Bit Binary, 16 Pin, Ceramic, Flat Pack |
| 5962R9578201VCC | 制造商:Harris Corporation 功能描述: |
| 5962R9581401VXC | 制造商:Harris Corporation 功能描述: |
| 5962R9583301VFA | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。