參數(shù)資料
型號: 5962R0521402VXC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 200 MHz, OTHER CLOCK GENERATOR, CDFP48
封裝: CERAMIC, DFP-48
文件頁數(shù): 6/23頁
文件大?。?/td> 174K
代理商: 5962R0521402VXC
14
IN
DEVELOPMENT
Notes:
1. Reference Figure 11 for clock output loading circuit that is equivalent to the load circuit used for all AC testing.
2. Supplied as a design guideline. Neither guaranteed nor tested.
3. Test load = 40pF, terminated to VDD÷2. All outputs are equally loaded. See figure 11.
4. tPD is measured at 1.5V for VDD = 3.3V with XTAL1 rise/fall times of 1ns between 0.8V-2.0V.
5. tLOCK is the time that is required before outputs synchronize to XTAL1 as determined by the phase alignment between the XTAL1 and FB inputs. This specification
is valid with stable power supplies which are within normal operating limits.
6. Lock detector circuit will monitor the phase alignment between the XTAL1 and FB inputs. When the phase separation between these two inputs is greater than the
amount listed, then the LOCK pin will drop low signaling that the PLL is out of lock.
7. This parameter is guaranteed by measuring cycle-cycle jitter on 216, back-to-back clock cycles.
8. Guaranteed by characterization, but not tested.
tPD0
4, 8
XTAL1 to FB
propagation delay
VDD = VDDQn = +3.3V; TC = Room Temperature
-250
+250
ps
tODCV
Output duty cycle
fout < 100 MHz, measured at VDD÷2
48
52
%
fout > 100 MHz, measured at VDD÷2
45
55
%
tPWH
Output high time
deviation from 50%
Measured at 2.0V; VDDQn = +3.3V
--
1.5
ns
tPWL
Output low time
deviation from 50%
Measured at 0.8V; VDDQn = +3.3V
--
2.0
ns
tORISE
&
tOFALL
Output rise/fall time
Measured as transition time between
VOH = +1.7V and VOL = +0.7V
for VDDQn = +2.5V; CL = 40pF
PE/HD = HIGH
0.5
1.5
ns
PE/HD = MID
0.25
1.25
ns
Measured as transition time between
VOH = +2.0V and VOL = +0.8V
for VDDQn = +3.3V; CL = 40pF
PE/HD = HIGH
0.20
1.25
ns
PE/HD = MID
0.10
1.0
ns
tLOCK
5
PLL lock time
--
1
ms
tLOCKRES
2, 6
LOCK Pin Resolution
FS = LOW
1.6ns + 200ps typ.
ns
FS = MID
1.6ns + 200ps typ.
ns
FS = HIGH
800ps + 100ps typ.
ps
tCCJ
7
Cycle-cycle jitter
Divide by 1 output frequency,
FS = LOW, FB = divide by 12
--
100
ps
Divide by 1 output frequency
FS = MID or HIGH, FB = divide by 12
--
150
ps
Symbol
Description
Condition
Min.
Max.
Unit
相關(guān)PDF資料
PDF描述
5962R0521403QXX 200 MHz, OTHER CLOCK GENERATOR, CDFP48
5962R0623801QXA AC SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, DFP20
5962R9571301QJC 3 TIMER(S), PROGRAMMABLE TIMER, CDIP24
5962R9571301VJC 3 TIMER(S), PROGRAMMABLE TIMER, CDIP24
5962R9571301VXC 3 TIMER(S), PROGRAMMABLE TIMER, CDFP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R0720802VXC 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE
5962R0722601VZA 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays
5962R0722701VZA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
5962R0722902VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓(最大值):307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0722961VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓(最大值):307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20