- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157282 > 5962R0521402VXC 200 MHz, OTHER CLOCK GENERATOR, CDFP48 PDF資料下載
參數(shù)資料
| 型號： | 5962R0521402VXC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, OTHER CLOCK GENERATOR, CDFP48 |
| 封裝： | CERAMIC, DFP-48 |
| 文件頁數(shù)： | 19/23頁 |
| 文件大?。?/td> | 174K |
| 代理商： | 5962R0521402VXC |
5
IN
DEVELOPMENT
Notes:
1. nF[1:0] = LL disables bank specific outputs if TEST=MID and sOE = HIGH.
2. When TEST=MID or HIGH, the Divide-by-2, Divide-by-4, and Inversion-
options function as defined in Table 9.
3. When 4Q[1:0] are set to run inverted (4F[1:0] = HH), sOE disables these out-
puts HIGH when PE/HD = HIGH or MID, sOE disables them LOW when
PE/HD = LOW.
A graphical summary of Table 10 is shown in Figure 3. The
drawing assumes that the FB input is driven by a clock output
programmed with zero skew. Depending upon the state of the
nF[1:0] pins the respective clocks will be skewed, divided, or
inverted relative to the fedback output as shown in Figure 3.
1.3 Output Drive, Synchronization, and Power Supplies:
The UT7R995/C employs flexible output buffers providing the
user with selectable drive strengths, independent power sup-
plies, and synchronization to either edge of the reference input.
Using the 3-level PE/HD pin, the user selects the reference edge
synchronization and the output drive strength for all clock out-
puts. The options for edge synchronization and output drive
strength selected by the PE/HD pin are listed in Table 11.
Notes:
1. Please refer to "DC Parameters" section for IOH/IOL specifications.
Table 10: Output Skew Settings
nF[1:0]
Skew
1Q[1:0], 2Q[1:0]
Skew
3Q[1:0]
Skew
4Q[1:0]
LL 1, 2
-4tU
Divide by 2
LM
-3tU
-6tU
LH
-2tU
-4tU
ML
-1tU
-2tU
MM
Zero Skew
MH
+1tU
+2tU
HL
+2tU
+4tU
HM
+3tU
+6tU
HH 2
+4tU
Divide by 4
Inverted 3
Table 11: PE/HD Settings
PE/HD
Synchronization
Output Drive
Strength 1
L
Negative
Low Drive
M
Positive
High Drive
H
Positive
Low Drive
t 0
-
6t
U
t 0
-
5t
U
t 0
-
3t
U
t 0
-
1t
U
t 0
+
1t
U
t 0
+
2t
U
t 0
+
3t
U
t 0
+
4t
U
t 0
+
5t
U
t 0
+
6t
U
t 0
-
4t
U
t 0
-
2t
U
XTAL1 Input
FB Input
-6tU
+2tU
+3tU
+4tU
+6tU
DIVIDED
-4tU
-3tU
-2tU
-1tU
0tU
+1tU
INVERTED
1F[1:0]
2F[1:0]
3F[1:0]
4F[1:0]
(N/A)
LM
LL
LH
LM
(N/A)
LH
ML
(N/A)
MM
MH
(N/A)
HL
MH
HM
(N/A)
HH
HL
(N/A)
HM
(N/A)
LL/HH
LL
(N/A)
HH
Figure 3. Typical Outputs with FB Connected to a Zero-Skewed Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R0521403QXX | 200 MHz, OTHER CLOCK GENERATOR, CDFP48 |
| 5962R0623801QXA | AC SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, DFP20 |
| 5962R9571301QJC | 3 TIMER(S), PROGRAMMABLE TIMER, CDIP24 |
| 5962R9571301VJC | 3 TIMER(S), PROGRAMMABLE TIMER, CDIP24 |
| 5962R9571301VXC | 3 TIMER(S), PROGRAMMABLE TIMER, CDFP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R0720802VXC | 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE |
| 5962R0722601VZA | 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays |
| 5962R0722701VZA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| 5962R0722902VXA | 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| 5962R0722961VXA | 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。