參數(shù)資料
型號(hào)： 33742
廠商： Motorola, Inc.
元件分類： CAN
英文描述： System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver
中文描述： 系統(tǒng)基礎(chǔ)芯片的增強(qiáng)型（SBC）的高速CAN收發(fā)器
文件頁(yè)數(shù)： 45/52頁(yè)
文件大小： 1087K
代理商： 33742
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33742
45
——————————————————
Interrupt Register (INTR)
Tables 35
through
37
contain various Interrupt Register
information. The INTR register allows masking or enabling the
interrupt source. A read operation identifies the interrupt
source.
Table 37
provides status bit information. The status
bits of the INTR register content are copies of the IOR, CAN,
TIM, and LPC registers status content. To clear the Interrupt
Register bits, the IOR, CAN, TIM, and/or LPC registers must be
cleared (read register) and the recovery condition must occur.
Errors bits are latched in the CAN register and the IOR register.
When the mask bit is set, the INT terminal goes low if the
appropriate condition occurs. Upon a wake-up condition from
Stop mode due to overcurrent detection (I
DDS-WU1
or I
DDS-WU2
),
an INT pulse is generated; however, INTR register content
remains at 0000 (not bit set into the INTR register).
Table 34. LPC Status Bits
Name
Value
Failure Description
CANH2VDD
0
No CANH short to V
DD
.
1
CANH short to V
DD
.
CANH2BAT
0
No CANH short to V
SUP
.
1
CANH short to V
SUP
.
CANH2GND
0
No CANH short to GND.
1
CANH short to GND.
RXPR
0
No RXD permanent recessive.
1
RXD permanent recessive.
Table 35. Interrupt Register
INTR
R/W
D3
D2
D1
D0
$111b
W
VSUPLOW
HSOT-
V2LOW
(Note 64)
VDDTEMP
CANF
R
VSUPLOW
HSOT
VDDTEMP
CANF
Reset Value
–
0
0
0
0
Reset
Condition
(Write)
(Note 65)
–
POR, RST
POR, RST
POR, RST
POR, RST
Notes
64.
If only HSOT-V2LOW interrupt is selected (only bit D2 set in
INTR register), reading INTR register bit D2 leads to two
possibilities:
1. Bit D2 = 1: Interrupt source is HSOT.
2. Bit D2 = 0: Interrupt source is V2LOW.
HSOT and V2LOW bits status are available in the IOR register.
See
Table 8
, page 38, for definitions of reset conditions.
65.
Table 36. Interrupt Register Control Bits
Name
Description
CANF
Mask bit for CAN failures.
VDDTEMP
Mask bit for V
DD
medium temperature
(pre-warning).
HSOT-V2LOW
Mask bit for HS overtemperature AND
V2 < 4.0 V.
VSUPLOW
Mask bit for V
SUP
< 6.1 V.
Table 37. Interrupt Register Status Bits
Name
Value
Description
VSUPLOW
0
No V
SUP
< 6.1 V.
1
V
SUP
< 6.1 V.
HSOT
0
No HS overtemperature.
1
HS overtemperature.
VDDTEMP
0
No V
DD
medium temperature (pre-
warning).
1
V
DD
medium temperature (pre-
warning).
CANF
0
No CAN failure.
1
CAN failure.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
33742S System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver
33793 Distributed System Interface (DSI) Sensor Interface
33887 5.0 A H-Bridge with Load Current Feedback
33888 Quad High-Side and Octal Low-Side Switch for Automotive
33888A Quad High-Side and Octal Low-Side Switch for Automotive
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
33742_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:System Basis Chip with Enhanced High Speed CAN Transceiver
337429-000 制造商:TE Connectivity 功能描述:DATA BUS COMPONENTS A WIDE SELECTION OF COUPLERS SUCH AS MICROS, BOXES, FLAT-PACKS, AND ULTRA LIGHT WEIGHT VERSIONS 制造商:TE Connectivity 功能描述:BOX COUPLER - Bulk 制造商:TE Connectivity 功能描述:D-500-0255-561-1
33742S 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver
33-7435 制造商:Distributed By MCM 功能描述:High Performance LNB
337439-000 制造商:TE Connectivity 功能描述:55/0314-26-9CS2793 - Cable Rools/Shrink Tubing
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*