參數(shù)資料
型號(hào): 28F320J5
廠商: Intel Corp.
英文描述: 5 Volt Intel StrataFlash Memory(5 V 32M位英特爾StrataFlash存儲(chǔ)器)
中文描述: 5伏英特爾StrataFlash存儲(chǔ)器(5伏32兆位英特爾的StrataFlash存儲(chǔ)器)
文件頁(yè)數(shù): 12/53頁(yè)
文件大?。?/td> 272K
代理商: 28F320J5
28F320J5/28F640J5
E
12
PRELIMINARY
V
PENH
on V
PEN
enables successful block erasure,
programming,
and
lock-bit
functions
associated
contents
—block
erase,
configuration—are accessed via the CUI and
verified through the status register.
configuration.
altering
program,
All
with
memory
lock-bit
Commands are written using standard micro-
processor write timings. The CUI contents serve as
input to the WSM, which controls the block erase,
program, and lock-bit configuration. The internal
algorithms are regulated by the WSM, including
pulse repetition, internal verification, and margining
of data. Addresses and data are internally latched
during program cycles.
Interface software that initiates and polls progress
of block erase, program, and lock-bit configuration
can be stored in any block. This code is copied to
and executed from system RAM during flash
memory updates. After successful completion,
reads are again possible via the Read Array
command. Block erase suspend allows system
software to suspend a block erase to read or
program data from/to any other block.
2.1
Data Protection
Depending on the application, the system designer
may choose to make the V
PEN
switchable (available
only when memory block erases, programs, or lock-
bit configurations are required) or hardwired to
V
PENH
. The device accommodates either design
practice and encourages optimization of the
processor-memory interface.
When V
PEN
V
PENLK
, memory contents cannot be
altered. The CUI’s two-step block erase, byte/word
program, and lock-bit configuration command
sequences provide protection from unwanted
operations even when V
PENH
is applied to V
PEN
. All
program functions are disabled when V
CC
is below
the write lockout voltage V
LKO
or when RP# is V
IL
.
The device’s block locking capability provides
additional protection from inadvertent code or data
alteration by gating erase and program operations.
3.0 BUS OPERATION
The local CPU reads and writes flash memory
in-system. All bus cycles to or from the flash
memory conform to standard microprocessor bus
cycles.
64-Kword Block
64-Kword Block
64-Kword Block
64-Kword Block
31
1
0
63
Word Wide (x16) Mode
1FFFFF
1F0000
3FFFFF
3F0000
01FFFF
010000
000000
A [22-1]: 64-Mbit
A [21-1]: 32-Mbit
128-Kbyte Block
128-Kbyte Block
128-Kbyte Block
128-Kbyte Block
31
1
0
63
Byte-Wide (x8) Mode
3FFFFF
3E0000
7FFFFF
7E0000
03FFFF
020000
000000
A [22-0]: 64-Mbit
A [21-0]: 32-Mbit
3
6
0606_05
Figure 5. Memory Map
相關(guān)PDF資料
PDF描述
28F640J5 5 V Intel StrataFlash Memory(5V 64M位英特爾StrataFlash閃速存儲(chǔ)器)
28F400B3 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
28F400BL-TB 4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY
28F400BV-TB 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
28F400BX-TB 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F320J5_02 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory
28F320S3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
28F320S5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
28F320W30 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
28F400B3 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK WORD-WIDE