參數(shù)資料
型號(hào)： 28F200BX-T
廠商： Intel Corp.
英文描述： Evaluation Kit for the MAX608
中文描述： 28F200BX -筆- 2兆位（128K的× 16。256K × 8）啟動(dòng)塊閃存系列
文件頁(yè)數(shù)： 15/55頁(yè)
文件大小： 636K
代理商： 28F200BX-T
E
3.0
2-MBIT SmartVoltage BOOT BLOCK FAMILY
15
SEE NEW DESIGN RECOMMENDATIONS
PRODUCT FAMILY PRINCIPLES
OF OPERATION
Flash memory combines EPROM functionality with
in-circuit electrical program and erase. The boot
block flash family utilizes a Command User
Interface (CUI) and automated algorithms to
simplify program and erase operations. The CUI
allows for 100% TTL-level control inputs, fixed
power supplies during erasure and programming,
and maximum EPROM compatibility.
When V
PP
< V
PPLK
, the device will only successfully
execute the following commands: Read Array,
Read Status Register, Clear Status Register and
intelligent identifier mode. The device provides
standard EPROM read, standby and output disable
operations. Manufacturer identification and device
identification data can be accessed through the CUI
or through the standard EPROM A
9
high voltage
access (V
ID
) for PROM programming equipment.
The same EPROM read, standby and output
disable functions are available when 5 V or 12 V is
applied to the V
PP
pin. In addition, 5 V or 12 V on
V
PP
allows program and erase of the device. All
functions associated with altering memory contents:
Program and Erase, Intelligent Identifier Read, and
Read Status are accessed via the CUI.
The internal Write State Machine (WSM) completely
automates program and erase, beginning operation
signaled by the CUI and reporting status through
the status register. The CUI handles the WE#
interface to the data and address latches, as well
as system status requests during WSM operation.
3.1
Bus Operations
Flash memory reads, erases and programs in-
system via the local CPU. All bus cycles to or from
the
flash
memory
microprocessor bus cycles. These bus operations
are summarized in Tables 3 and 4.
conform
to
standard
3.2
Read Operations
3.2.1
READ ARRAY
When RP# transitions from V
IL
(reset) to V
IH
, the
device will be in the read array mode and will
respond to the read control inputs (CE#, address
inputs, and OE#) without any commands being
written to the CUI.
When the device is in the read array mode, five
control signals must be controlled to obtain data at
the outputs.
RP# must be logic high (V
IH
)
WE# must be logic high (V
IH
)
BYTE# must be logic high or logic low
CE# must be logic low (V
IL
)
OE must be logic low (V
IL
)
In addition, the address of the desired location must
be applied to the address pins. Refer to Figures 15
and
16 for the exact sequence and timing of these
signals.
If the device is not in read array mode, as would be
the case after a program or erase operation, the
Read Mode command (FFH) must be written to the
CUI before reads can take place.
During system design, consideration should be
taken to ensure address and control inputs meet
required input slew rates of <10 ns as defined in
Figures 12 and 13.
相關(guān)PDF資料
PDF描述
28F200BL-TB 2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY
28F3204W30 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
28F320W30 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
28F6408W30 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
28F640W30 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F200BX-T/B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
28F200BX-TB 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY
28F200BX-TL/BL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
28F200CV-B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
28F200CV-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*