- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371400 > 24WC02 1K/2K/4K/8K/16K-Bit Serial E2PROM PDF資料下載
參數(shù)資料
| 型號(hào)： | 24WC02 |
| 英文描述： | 1K/2K/4K/8K/16K-Bit Serial E2PROM |
| 中文描述： | 1K/2K/4K/8K/16K-Bit串行E2PROM |
| 文件頁(yè)數(shù)： | 4/9頁(yè) |
| 文件大小： | 45K |
| 代理商： | 24WC02 |
CAT24WC01/02/04/08/16
4
Doc. No. 25051-00 3/98 S-1
FUNCTIONAL DESCRIPTION
The CAT24WC01/02/04/08/16 supports the I
2
C Bus
data transmission protocol. This Inter-Integrated Circuit
Bus protocol defines any device that sends data to the
bus to be a transmitter and any device receiving data to
be a receiver. Data transfer is controlled by the Master
device which generates the serial clock and all START
and STOP conditions for bus access. The CAT24WC01/
02/04/08/16 operates as a Slave device. Both the Mas-
ter and Slave devices can operate as either transmitter
or receiver, but the Master device controls which mode
is activated. A maximum of 8 devices (24WC01 and
24WC02), 4 devices (24WC04), 2 devices (24WC08)
and 1 device (24WC16) may be connected to the bus as
determined by the device address inputs A0, A1, and A2.
PIN DESCRIPTIONS
SCL:
Serial Clock
The CAT24WC01/02/04/08/16 serial clock input pin is
used to clock all data transfers into or out of the device.
This is an input pin.
SDA:
Serial Data/Address
The CAT24WC01/02/04/08/16 bidirectional serial data/
address pin is used to transfer data into and out of the
device. The SDA pin is an open drain output and can be
wire-ORed with other open drain or open collector
outputs.
A0, A1, A2:
Device Address Inputs
These inputs set device address when cascading mul-
tiple devices. When these pins are left floating the
default values are zeros (except for the 24WC01).
A maximum of eight devices can be cascaded when
Figure 2. Write Cycle Timing
Figure 1. Bus Timing
Figure 3. Start/Stop Timing
5020 FHD F05
5020 FHD F04
5020 FHD F03
tHIGH
SCL
SDA IN
SDA OUT
tLOW
tF
tLOW
tR
tBUF
tSU:STO
tSU:DAT
tHD:DAT
tHD:STA
tSU:STA
tAA
tDH
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
START BIT
SDA
STOP BIT
SCL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24WC16 | 1K/2K/4K/8K/16K-Bit Serial E2PROM |
| 24WC128 | 64K 8K x 8 Battery-Voltage CMOS E2PROM |
| 24WC32 | 64K 8K x 8 Battery-Voltage CMOS E2PROM |
| 250-8501-010 | Low-Power, SPST, Fast, CMOS Analog Switch |
| 2500-10J | Molded Unshielded RF Coils |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24WC128 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128K-Bit I2C Serial CMOS E2PROM |
| 24WC16 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:1K/2K/4K/8K/16K-Bit Serial E2PROM |
| 24WC256KI | 制造商:CSI 功能描述: |
| 24WC32 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:32K/64K-Bit I2C Serial CMOS E2PROM |
| 24WC32P | 制造商:CATALYST 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。