- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371370 > 2184 (Analog Devices, Inc.) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | 2184 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | DSP微機(jī) |
| 文件頁數(shù)： | 9/31頁 |
| 文件大?。?/td> | 213K |
| 代理商： | 2184 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
ADSP-2184
–9–
REV. 0
Byte Memory
The byte memory space is a bidirectional, 8-bit-wide, external
memory space used to store programs and data. Byte memory is
accessed using the BDMA feature. The byte memory space
consists of 256 pages, each of which is 16K
×
8.
The byte memory space on the ADSP-2184 supports read and
write operations as well as four different data formats. The byte
memory uses data bits 15:8 for data. The byte memory uses
data bits 23:16 and address bits 13:0 to create a 22-bit address.
This allows up to a 4 meg
×
8 (32 megabit) ROM or RAM to be
used without glue logic. All byte memory accesses are timed by
the BMWAIT register.
Byte Memory DMA (BDMA, Full Memory Mode)
The Byte memory DMA controller allows loading and storing of
program instructions and data using the byte memory space.
The BDMA circuit is able to access the byte memory space
while the processor is operating normally and steals only one
DSP cycle per 8-, 16- or 24-bit word transferred.
The BDMA circuit supports four different data formats that are
selected by the BTYPE register field. The appropriate number
of 8-bit accesses is done from the byte memory space to build
the word size selected. Table V shows the data formats sup-
ported by the BDMA circuit.
Table V.
Internal
Memory Space
BTYPE
Word Size
Alignment
00
01
10
11
Program Memory
Data Memory
Data Memory
Data Memory
24
16
8
8
Full Word
Full Word
MSBs
LSBs
Unused bits in the 8-bit data memory formats are filled with 0s.
The BIAD register field is used to specify the starting address for
the on-chip memory involved with the transfer. The 14-bit BEAD
register specifies the starting address for the external byte memory
space. The 8-bit BMPAGE register specifies the starting page for
the external byte memory space. The BDIR register field selects
the direction of the transfer. The 14-bit BWCOUNT register
specifies the number of DSP words to transfer and initiates the
BDMA circuit transfers.
BDMA accesses can cross page boundaries during sequential
addressing. A BDMA interrupt is generated on the completion
of the number of transfers specified by the BWCOUNT register.
The BWCOUNT register is updated after each transfer so it can
be used to check the status of the transfers. When it reaches
zero, the transfers have finished and a BDMA interrupt is gener-
ated. The BMPAGE and BEAD registers must not be accessed
by the DSP during BDMA operations.
The source or destination of a BDMA transfer will always be
on-chip program or data memory, regardless of the values of
Mode B, PMOVLAY or DMOVLAY.
When the BWCOUNT register is written with a nonzero value,
the BDMA circuit starts executing byte memory accesses with
wait states set by BMWAIT. These accesses continue until the
count reaches zero. When enough accesses have occurred to
create a destination word, it is transferred to or from on-chip
memory. The transfer takes one DSP cycle. DSP accesses to
external memory have priority over BDMA byte memory
accesses.
The BDMA Context Reset bit (BCR) controls whether the
processor is held off while the BDMA accesses are occurring.
Setting the BCR bit to 0 allows the processor to continue opera-
tions. Setting the BCR bit to 1 causes the processor to stop
execution while the BDMA accesses are occurring, to clear the
context of the processor and start execution at address 0 when
the BDMA accesses have completed.
Internal Memory DMA Port (IDMA Port; Host Memory Mode)
The IDMA Port provides an efficient means of communication
between a host system and the ADSP-2184. The port is used to
access the on-chip program memory and data memory of the
DSP with only one DSP cycle per word overhead. The IDMA
port cannot, however, be used to write to the DSP’s memory-
mapped control registers.
The IDMA port has a 16-bit multiplexed address and data bus
and supports 24-bit program memory. The IDMA port is com-
pletely asynchronous and can be written to while the ADSP-
2184 is operating at full speed.
The DSP memory address is latched and then automatically
incremented after each IDMA transaction. An external device
can therefore access a block of sequentially addressed memory
by specifying only the starting address of the block. This in-
creases throughput as the address does not have to be sent for
each memory access.
IDMA Port access occurs in two phases. The first is the IDMA
Address Latch cycle. When the acknowledge is asserted, a 14-bit
address and 1-bit destination type can be driven onto the bus by
an external device. The address specifies an on-chip memory
location, the destination type specifies whether it is a DM or
PM access. The falling edge of the IDMA address latch signal
(
IAL
) or the missing edge of the IDMA select signal (
IS
) latches
this value into the IDMAA register.
Once the address is stored, data can then either be read from or
written to the ADSP-2184’s on-chip memory. Asserting the
select line (
IS
) and the appropriate read or write line (
IRD
and
IWR
respectively) signals the ADSP-2184 that a particular
transaction is required. In either case, there is a one-processor-
cycle delay for synchronization. The memory access consumes
one additional processor cycle.
Once an access has occurred, the latched address is automati-
cally incremented and another access can occur.
Through the IDMAA register, the DSP can also specify the
starting address and data format for DMA operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 218 | Interface IC |
| 21904 | MARKER LABORATORY BLACK |
| 21906 | Low-Frequency, Spread-Spectrum EconOscillator |
| 2191G140IP | Low-Frequency, Spread-Spectrum EconOscillator |
| 2191G-160IP | Low-Frequency, Spread-Spectrum EconOscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 218-4"x60yd | 功能描述:膠帶 218 4 X 60 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 218400 | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:5 x 20 mm Time Lag Fuse (Slo-Blo) Fuse |
| 2-1840026-1 | 制造商:TRP CONNECTOR LTD. 功能描述:MAG45(TM) RJ45/USB 10/100 UR204P12 W LED - Trays 制造商:TRP CONNECTOR B.V. 功能描述:MAG45 RJ45/USB 10/100 UR204P12 |
| 218400P | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:5 x 20 mm Time Lag Fuse (Slo-Blo) Fuse |
| 218402-000 | 制造商:TE Connectivity 功能描述:CBL 1CNDCTR 16AWG 1.96MM NKL PLTD CPPR RD 600VAC - Cable Rools/Shrink Tubing 制造商:TE Connectivity 功能描述:22759/41-16-2 制造商:TE Connectivity 功能描述:High Performance Cable 1Conductors 16AWG 1.96mm Nickel Plated Copper Red 600VAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。