- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371370 > 2184 (Analog Devices, Inc.) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | 2184 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | DSP微機(jī) |
| 文件頁數(shù)： | 11/31頁 |
| 文件大?。?/td> | 213K |
| 代理商： | 2184 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
ADSP-2184
–11–
REV. 0
In addition to the programmable flags, the ADSP-2184 has five
fixed-mode flags, FLAG_IN, FLAG_OUT, FL0, FL1 and
FL2. FL0-FL2 are dedicated output flags. FLAG_IN and
FLAG_OUT are available as an alternate configuration of
SPORT1.
Note: Pins PF0, PF1 and PF2 are also used for device configu-
ration during reset.
INSTRUCTION SET DESCRIPTION
The ADSP-2184 assembly language instruction set has an alge-
braic syntax that was designed for ease of coding and readabil-
ity. The assembly language, which takes full advantage of the
processor’s unique architecture, offers the following benefits:
The algebraic syntax eliminates the need to remember cryptic
assembler mnemonics. For example, a typical arithmetic add
instruction, such as AR = AX0 + AY0, resembles a simple
equation.
Every instruction assembles into a single, 24-bit word that
can execute in a single instruction cycle.
The syntax is a superset ADSP-2100 Family assembly lan-
guage and is completely source and object code compatible
with other family members. Programs may need to be relo-
cated to utilize on-chip memory and conform to the ADSP-
2184’s interrupt vector and reset vector map.
Sixteen condition codes are available. For conditional jump,
call, return or arithmetic instructions, the condition can be
checked and the operation executed in the same instruction
cycle.
Multifunction instructions allow parallel execution of an
arithmetic instruction with up to two fetches or one write to
processor memory space during a single instruction cycle.
DESIGNING AN EZ-ICE-COMPATIBLE SYSTEM
The ADSP-2184 has on-chip emulation support and an
ICE-Port, a special set of pins that interface to the EZ-ICE. These
features allow in-circuit emulation without replacing the target
system processor by using only a 14-pin connection from the
target system to the EZ-ICE. Target systems must have a 14-pin
connector to accept the EZ-ICE’s in-circuit probe, a 14-pin plug.
Issuing the chip reset command during emulation causes the
DSP to perform a full chip reset, including a reset of its memory
mode. Therefore, it is vital that the mode pins are set correctly
PRIOR to issuing a chip reset command from the emulator user
interface.
If using a passive method of maintaining mode information (as
discussed in Setting Memory Modes), it does not matter that
the mode information is latched by an emulator reset. However,
if using the
RESET
pin as a method of setting the value of the
mode pins, the effects of an emulator reset must be taken into
consideration.
One method of ensuring that the values located on the mode
pins is the one that is desired to construct a circuit like the one
shown in Figure 7. This circuit will force the value located on
the Mode A pin to Logic Low, regardless if it latched via the
RESET
or
ERESET
pin.
PROGRAMMABLE I/O
MODE A/PFO
RESET
ERESET
1k
V
ADSP-2184
Figure 7.
See the
ADSP-2100 Family EZ-Tools
data sheet for complete
information on ICE products.
The ICE-Port interface consists of the following ADSP-2184
pins:
EBR
EBG
ERESET
EMS
EINT
ECLK
ELIN
ELOUT
EE
These ADSP-2184 pins must be connected only to the EZ-ICE
connector in the target system. These pins have no function
except during emulation, and do not require pull-up or
pull-down resistors. The traces for these signals between the
ADSP-2184 and the connector must be kept as short as pos-
sible, no longer than three inches.
The following pins are also used by the EZ-ICE:
BR
BG
RESET
GND
The EZ-ICE uses the EE (emulator enable) signal to take con-
trol of the ADSP-2184 in the target system. This causes the
processor to use its
ERESET
,
EBR
and
EBG
pins instead of
the
RESET
,
BR
and
BG
pins. The
BG
output is three-stated.
These signals do not need to be jumper-isolated in your system.
The EZ-ICE connects to your target system via a ribbon cable
and a 14-pin female plug. The female plug is plugged onto the
14-pin connector (a pin strip header) on the target board.
Target Board Connector for EZ-ICE Probe
The EZ-ICE connector (a standard pin strip header) is shown in
Figure 8. You must add this connector to your target board
design if you intend to use the EZ-ICE. Be sure to allow enough
room in your system to fit the EZ-ICE probe onto the 14-pin
connector.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 218 | Interface IC |
| 21904 | MARKER LABORATORY BLACK |
| 21906 | Low-Frequency, Spread-Spectrum EconOscillator |
| 2191G140IP | Low-Frequency, Spread-Spectrum EconOscillator |
| 2191G-160IP | Low-Frequency, Spread-Spectrum EconOscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 218-4"x60yd | 功能描述:膠帶 218 4 X 60 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 218400 | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:5 x 20 mm Time Lag Fuse (Slo-Blo) Fuse |
| 2-1840026-1 | 制造商:TRP CONNECTOR LTD. 功能描述:MAG45(TM) RJ45/USB 10/100 UR204P12 W LED - Trays 制造商:TRP CONNECTOR B.V. 功能描述:MAG45 RJ45/USB 10/100 UR204P12 |
| 218400P | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:5 x 20 mm Time Lag Fuse (Slo-Blo) Fuse |
| 218402-000 | 制造商:TE Connectivity 功能描述:CBL 1CNDCTR 16AWG 1.96MM NKL PLTD CPPR RD 600VAC - Cable Rools/Shrink Tubing 制造商:TE Connectivity 功能描述:22759/41-16-2 制造商:TE Connectivity 功能描述:High Performance Cable 1Conductors 16AWG 1.96mm Nickel Plated Copper Red 600VAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。