
CHAPTER 1 INTRODUCTION
31
(7) Timer/counter
A two-channel 16-bit timer/event counter, a four-channel 8-bit timer/event counter, and a two-channel 8-bit
interval timer are equipped, enabling measurement of pulse intervals and frequency as well as programmable
pulse output.
The two-channel 8-bit timer/event counter can be connected via a cascade connection to enable use as a 16-bit
timer.
The two-channel 8-bit interval timer can be connected via a cascade connection to enable to be used as a 16-bit
timer.
(8) Watch timer
This timer counts the reference time period (0.5 seconds) for counting the clock (the 32.768-kHz subsystem
clock or the 16.777-MHz main system clock). At the same time, the watch timer can be used as an interval timer
for the main system clock.
(9) Watchdog timer
A watchdog timer is equipped to detect runaway programs, system abnormalities, etc.
It can also be used as an interval timer.
When used as a watchdog timer, it generates a non-maskable interrupt request (INTWDT) after an overflow
occurs. When used as an interval timer, it generates a maskable interrupt request (INTWDTM) after an overflow
occurs.
(10) Serial interface (SIO)
The V850/SB1 includes three kinds of serial interfaces: an asynchronous serial interface (UART0, UART1), a
clock-synchronized serial interface (CSI0 to CSI3), and an 8-bit/16-bit variable serial interface (CSI4). These
plus the I
the UART and CSI and another two switchable between CSI and I
For UART0 and UART1, data is transferred via the TXD0, TXD1, RXD0, and RXD1 pins.
For CSI0 to CSI3, data is transferred via the SO0 to SO3, SI0 to SI3, and SCK0 to SCK3 pins.
For CSI4, data is transferred via the SO4, SI4, and SCK4 pins.
For I
I
For UART and CSI4, a dedicated baud rate generator is equipped.
2
C bus interface (I
2
C0, I
2
C1) comprise five channels. Two of these channels are switchable between
2
C.
2
C0 and I
2
C1, data is transferred via the SDA0, SDA1, SCL0, and SCL1 pins.
2
C0 and I
2
C1 are equipped only in the
μ
PD703033Y and 70F3033Y.
(11) A/D converter
This high-speed, high-resolution 10-bit A/D converter includes 12 analog input pins. Conversion uses the
successive approximation method.
(12) DMA controller
A six-channel DMA controller is equipped. This controller transfers data between the internal RAM and on-chip
peripheral I/O devices in response to interrupt requests sent by on-chip peripheral I/O.
(13) Real-time output port (RTP)
The RTP is a real-time output function that transfers previously set 8-bit data to an output latch when an
external trigger signal occurs or when there is a coincidence signal in a timer compare register. It can also be
used for 4-bit
×
2 channels.