參數(shù)資料
型號(hào): ZPSD502B1-12LI
英文描述: Field-Programmable Peripheral
中文描述: 現(xiàn)場可編程外圍
文件頁數(shù): 19/153頁
文件大?。?/td> 1036K
代理商: ZPSD502B1-12LI
PSD5XX Famly
16
The PSD5XX
Architecture
(cont.)
9.1.2.1 Port A Macrocell Structure
Figure 6a shows the PA Macrocell block, which consists of 8 identical macrocells.
Each macrocell output can be connected to its own I/O pin on Port A. There are 3 user
programmable global product terms output from the GPLD’s AND ARRAY which are
shared by all the macrocells in Port A:
J
PA.OE
Enable or tri-state Port A output pins
J
PA.PR
Preset D flip flop in the macrocells
J
PA.RE
Reset/Clear D flip flop in the macrocells
Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip
flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as
the Reset input pin except it is user configurable.
The circuit of a Port A Macrocell is shown in Figure 7. There are 6 product terms from the
GPLD’s AND ARRAY as inputs to the macrocell. Users can select the polarity of the output,
and configure the macrocell to operate as:
J
Registered Output
Select output from D flip flop
J
Combinatorial Output
Select output from OR gate
J
GPLD Input
Use Port A pin as dedicated input
J
GPLD Output
Use Port A pin as dedicated output
J
GPLD I/O
Use Port A pin as bidirectional pin
J
Macrocell Feedback
Register feedback for state machine implementations or expander feedback
from the combinatorial output, to expand the number of product terms available to
another macrocell.
In case of "Buried Feedback", where the output of the macrocell is not connected to a
Port A pin, Port A can be configured to perform other user defined I/O functions.
The two global product terms assigned for asynchronous clear (PA.RE) and preset (PA.PR)
are mainly for proper Port A Macrocell initialization. The macrocell flip-flop can also be
cleared during reset by MACRO-RST, if such an option is chosen. The clock source is
always the input clock CLKIN.
相關(guān)PDF資料
PDF描述
ZPSD502B1-12LM Field-Programmable Peripheral
ZPSD502B1-12U Field-Programmable Peripheral
ZPSD502B1-12UI Field-Programmable Peripheral
ZPSD502B1-15J Avalanche Glass Passivated Bridge Rectifiers
ZPSD502B1-15JI Avalanche Glass Passivated Bridge Rectifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD503B1-C-15L 制造商:WSI 功能描述:
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述: