- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382772 > ZPSD303V Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | ZPSD303V |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，零功耗，16K的位的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有16個(gè)輸入） |
| 文件頁數(shù)： | 25/90頁 |
| 文件大?。?/td> | 491K |
| 代理商： | ZPSD303V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
ZPSD3XX Famly
3-25
The ZPSD3XX control signals are WR/V
PP
or R/W, RD/E or RD/E/DS, ALE, BHE/PSEN or
PSEN, RESET, and A19/CSI. Each of these signals can be configured to meet the output
control signal requirements of various microcontrollers.
WR/V
PP
or R/W
In operational mode, this signal can be configured as WR or R/W. As WR, all write
operations are activated by an active low signal on this pin. As R/W, the pin operates with
the E strobe of the RD/E/DS or RD/E pin. When R/W is high, an active high signal on the
RD/E/DS or RD/E pin performs a read operation. When R/W is low, an active high signal on
the RD/E/DS or RD/E pin performs a write operation.
RD/E/DS (or RD/E on ZPSD3X1)
In operational mode, this signal can be configured as RD, E, or DS. As RD, all read
operations are activated by an active low signal on this pin. As E, the pin operates with the
R/W signal of the WR/V
PP
or R/W pin. When R/W is high, an active high signal on the
RD/E/DS pin performs a read operation. When R/W is low, an active high signal on the
RD/E/DS pin performs a write operation.
As DS, the pin functions with the R/W signal as an active low data strobe signal. As DS, the
R/W defines the mode of operation (Read or Write).
ALE or AS
ALE polarity is programmable. When programmed to be active high, a high on the pin
causes the input address latches, Port A address latches, Port C, and A19 address latches
to be transparent. The falling edge of ALE locks the information into the latches. When ALE
is programmed to be active low, a low on the pin causes the input address latches, Port A
address latches, Port C, and A19 address latches to be transparent. The rising edge of ALE
locks the appropriate information into the latches.
BHE/PSEN
This pin’s function depends on the ZPSD3XX data bus width. If it is 8 bits, the pin is PSEN;
if it is 16 bits, the pin is BHE. In 8-bit mode, the PSEN function enables the user to work
with two address spaces: program memory and data memory (if COMB/SEP = 1). In this
mode, an active low signal on the PSEN pin causes the EPROM to be read if selected.
The SRAM and I/O ports read operation are done by RD low (CRRWR = 0), or by E high
and R/W high (CRRWR = 1, CEDS = 0) or by DS low and R/W high (CRRWR, CEDS = 1).
Whenever a member of the 8031 family (or any other similar microcontroller) is used, the
PSEN pin must be connected to the PSEN pin of the microcontroller.
If COMB/SEP = 0, the address spaces of the program and the data are combined. In this
configuration (except for the 8031-type case mentioned above), the PSEN pin must be
tied high to V
CC
, and the EPROM, SRAM, and I/O ports are read by RD low (CRRWR = 0),
or by E high and R/W high (CRRWR = 1, CEDS = 0) or by DS low and R/W high
(CRRWR, CEDS = 1). See Figures 10 and 11.
In BHE mode, this pin enables accessing of the upper-half byte of the data bus. A low on
this pin enables a write or read operation to be performed on the upper half of the data bus
(see Table 9).
RESET
This is an asynchronous input pin that clears and initializes the ZPSD3XX. Reset polarity is
programmable (active low or active high). Whenever the ZPSD3XX reset input is driven
active for at least 100 ns, the chip is reset. The ZPSD3XX must be reset at power up before
it can be used. Tables 10 and 11, and Figure 12 indicate the state of the part during and
after reset.
Control Signals
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD311V | Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) |
| ZPSD311 | Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) |
| ZPSD312 | Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,4位頁寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| ZPSD303 | Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| ZPSD313 | Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗，16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD303V-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD303V-15JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD303V-15JM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD303V-15LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| ZPSD303V-15LM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。