參數(shù)資料
型號: ZL50031QEG1
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 路由/交換
英文描述: Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 2 K x 2 K Local Switch
中文描述: TELECOM, DIGITAL TIME SWITCH, PQFP256
封裝: 28 X 28 MM, 3.37 MM HEIGHT, LEAD FREE, MS-029, MQFP-256
文件頁數(shù): 32/74頁
文件大?。?/td> 765K
代理商: ZL50031QEG1
ZL50031
Data Sheet
32
Zarlink Semiconductor Inc.
Figure 11 - Detailed DPLL Jitter Transfer Function Diagram
18.4 Frequency Accuracy
Frequency accuracy is defined as the absolute tolerance of an output clock signal when the DPLL is not locked to
an external reference, but is operating in the Freerun Mode. Because the output of the DCO Circuit has only
discrete values, the output frequency of the DPLL has the limited accuracy of 0.03 ppm based upon the design
implementation. In addition, the master clock (C20i) accuracy also directly affects the freerun accuracy. The freerun
accuracy is then, 0.03 ppm plus the master clock accuracy.
18.5 Holdover Frequency Stability
Holdover frequency stability is defined as the maximum fractional frequency offset of an output clock signal when it
is operating using a stored frequency value. For the DPLL, the stored value is determined while the device is in
Normal Mode and locked to an external reference signal. As a result, when the DPLL is in the Normal Mode, the
stability of the master clock (C20i) does not affect the holdover frequency stability because the DPLL will
compensate for master clock changes while in Normal Mode. However, when the DPLL is in the Holdover Mode,
the stability of the master clock does affect the Holdover frequency stability. The holdover frequency stability is
0.07 ppm assuming that the C20i frequency is held constant.
18.6 Locking Range
The locking range is the input frequency range over which the DPLL must be able to pull into synchronization and to
maintain the synchronization. The locking range is defined by the Loop Filter Circuit and is equal to +/- 298 ppm.
Note that the locking range is related to the master clock (C20i). If the master clock is shifted by -100 ppm, the
whole locking range also shifts -100 ppm downwards to be: -398 ppm to 198 ppm.
相關(guān)PDF資料
PDF描述
ZL50053QCC 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50051 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50051GAC 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50073GAC 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
ZL50073 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL50050 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 32 Inputs and 32 Outputs
ZL50050GAC 制造商:Microsemi Corporation 功能描述:8K DX HI JIT TOL, RATE CONV & 32 I/O - Trays
ZL50050GAG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 1.8V/3.3V 196BGA - Trays 制造商:Microsemi Corporation 功能描述:8K DX HI JIT TOL RATE CONV & 32 I/O 制造商:Microsemi 功能描述:SWIT FABRIC 8KX8K/4K X 4K 1.8V/3.3V 196BGA
ZL50051 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50051GAC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 512MBPS 1.8V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA