- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373785 > ZL50022QCC (ZARLINK SEMICONDUCTOR INC) Enhanced 4 K Digital Switch with Stratum 4E DPLL PDF資料下載
參數(shù)資料
| 型號： | ZL50022QCC |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Enhanced 4 K Digital Switch with Stratum 4E DPLL |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PQFP256 |
| 封裝： | 28 X 28 MM, 1.40 MM HEIGHT, MS-026BJC, LQFP-256 |
| 文件頁數(shù)： | 44/121頁 |
| 文件大?。?/td> | 939K |
| 代理商： | ZL50022QCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
ZL50022
Data Sheet
44
Zarlink Semiconductor Inc.
13.4 Pull-In/Hold-In Range (also called Locking Range)
The widest tolerance required for any of the given input clock frequencies is
±
130 ppm for the T1 clock
(1.544 MHz). If the system clock (crystal/oscillator) accuracy is
±
30 ppm, it requires a minimum pull-in range of
±
160 ppm.Users who do not require the
±
30 ppm freerun accuracy of the DPLL can use a
±
100 ppm system clock.
Therefore the pull-in range is a minimal
±
230 ppm. The pull-in range of this device is
±
260 ppm.
14.0 Jitter Performance
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance
The ZL50022 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50022
to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.
14.2 Input Jitter Acceptance
The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the
input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the
larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer
function, any input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is
±
1023UI
p-p
.
14.3 Jitter Transfer Function
The corner frequency (-3 dB) of the Stratum 4E DPLL is 15.2 Hz.
15.0 DPLL Specific Functions and Requirements
15.1 Lock Detector
To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase
detector, which represents the difference between input reference and output feedback clock. If the phase value is
below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is
done in intervals of 4 ms. The lock detector threshold and the interval are programmable by the user through the
Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See
Table 33 on page 67 and Table 34 on page 68 for the bit descriptions of the Lock Detector Threshold Register
(LDTR) and Lock Detector Interval Register (LDIR) respectively. The value of the Lock Detector Threshold Register
CKo0
CKo1
CKo2
CKo3
CKo4
CKo5
FPo0
FPo1
FPo2
FPo3
FPo5
4.096 MHz
8.192 MHz
16.384 MHz
4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
1.544 MHz or 2.048 MHz
19.44 MHz
8 kHz (244 ns wide pulse)
8 kHz (122 ns wide pulse)
8 kHz (61 ns wide pulse)
8 kHz (244 ns, 122 ns, 61 ns or 30 ns wide pulse)
8 kHz (51 ns wide pulse)
Table 10 - Generated Output Frequencies
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50023 | Enhanced 4 K Digital Switch |
| ZL50023GAC | Enhanced 4 K Digital Switch |
| ZL50023QCC | Enhanced 4 K Digital Switch |
| ZL50030 | Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 1 K x 1 K Local Switch |
| ZL50030GAC | Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 1 K x 1 K Local Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50022QCG1 | 制造商:Microsemi Corporation 功能描述:PB FREE 4K +RATE CONVERSION & 256L LQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 4K-CH ENH 256LQFP 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 4K-CH ENH 256LQFP |
| ZL50023 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 4 K Digital Switch |
| ZL50023_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 4 K Digital Switch |
| ZL50023GAC | 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:4K WITH RATE CONVERSION - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA |
| ZL50023GAG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 4K X 4K 1.8V/3.3V 256BGA - Trays 制造商:Microsemi Corporation 功能描述:PB FREE PARALLEL ACCESS CIRCUIT (PAC) 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。