- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30120GGG (ZARLINK SEMICONDUCTOR INC) SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer PDF資料下載
參數(shù)資料
| 型號： | ZL30120GGG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PBGA100 |
| 封裝： | 9 X 9 MM, 0.80 MM PITCH, CABGA-100 |
| 文件頁數(shù)： | 19/27頁 |
| 文件大小： | 309K |
| 代理商： | ZL30120GGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
ZL30120
Data Sheet
19
Zarlink Semiconductor Inc.
0F
ref_mon_fail_mask_3
FF
Control register to mask each failure indicator
for ref6 and ref7
R/W
Reference Monitor Setup
10
detected_ref_0
FF
Ref0 and ref1 auto-detected frequency value
status register
R
11
detected_ref_1
FF
Ref2 and ref3 auto-detected frequency value
status register
R
12
detected_ref_2
FF
Ref4 and ref5 auto-detected frequency value
status register
R
13
detected_ref_3
FF
Ref6 and ref7 auto-detected frequency value
status register
R
14
detected_sync_0
EE
Sync0 and sync1 auto-detected frequency
value and sync failure status register
R
15
detected_sync_1
0E
Sync2 auto-detected frequency value and sync
valid status register
R
16
oor_ctrl_0
33
Control register for the ref0 and ref1 out of
range limit
R/W
17
oor_ctrl_1
33
Control register for the ref2 and ref3 out of
range limit
R/W
18
oor_ctrl_2
33
Control register for the ref4 and ref5 out of
range limit
R/W
19
oor_ctrl_3
33
Control register for the ref6 and ref7 out of
range limit
R/W
1A
gst_mask_0
FF
Control register to mask the inputs to the guard
soak timer for ref0 to ref3
R/W
1B
gst_mask_1
FF
Control register to mask the inputs to the guard
soak timer for ref4 to ref7
R/W
1C
gst_qualif_time
1A
Control register for the guard_soak_timer
qualification time and disqualification time for
the references
R/W
DPLL1 Control
1D
dpll1_ctrl_0
See
Register
Description
Control register for the DPLL1 filter control;
phase slope limit, bandwidth and hitless
switching
R/W
1E
dpll1_ctrl_1
See
Register
Description
Holdover update time, filter_out_en,
freq_offset_en, revert enable
R/W
Addr
(Hex)
Register
Name
Reset
Value
(Hex)
Description
Type
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30120GGG2 | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| ZL30121GGG2 | SONET/SDH Low Jitter System Synchronizer |
| ZL30121 | SONET/SDH Low Jitter System Synchronizer |
| ZL30121GGG | SONET/SDH Low Jitter System Synchronizer |
| ZL30122 | SONET/SDH Low Jitter Line Card Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30120GGG2 | 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC LINE CARD SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC LINE CARD SYNCH 100CABGA |
| ZL30121 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Low Jitter System Synchronizer |
| ZL30121GGG | 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 100CABGA - Trays |
| ZL30121GGG2 | 制造商:Microsemi Corporation 功能描述:PB FREE LOW JITTER SYSTEM SYNCHRONIZER |
| ZL30121GGG2V2 | 制造商:Microsemi Corporation 功能描述:REV 2 PB FREE LOW JITTER SYSTEM SYNCHRO 制造商:Microsemi Corporation 功能描述:REV 2 PB FREE LOW JITTER SYSTEM SYNCHRO - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。