- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30120 (Zarlink Semiconductor Inc.) SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer PDF資料下載
參數(shù)資料
| 型號： | ZL30120 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| 中文描述： | 的SONET / SDH /以太網(wǎng)多速率線路卡同步器 |
| 文件頁數(shù)： | 21/27頁 |
| 文件大小： | 309K |
| 代理商： | ZL30120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁
ZL30120
Data Sheet
21
Zarlink Semiconductor Inc.
30
dpll2_ref_rev_ctrl
00
Control register for the ref0 to ref7 enable
revertive signals
R/W
31
dpll2_ref_pri_ctrl_0
10
Control register for the ref0 and ref1 priority
values
R/W
32
dpll2_ref_pri_ctrl_1
32
Control register for the ref2 and ref3 priority
values
R/W
33
dpll2_ref_pri_ctrl_2
54
Control register for the ref4 and re5 priority
values
R/W
34
dpll2_ref_pri_ctrl_3
76
Control register for the ref6 and ref7 priority
values
R/W
35
dpll2_lock_holdover_status
04
DPLL2 lock and holdover status register
R
P0 Configuration Registers
36
p0_enable
8F
Control register to enable p0_clk0, p0_clk1,
p0_fp0, p0_fp1, the P0 synthesizer and select
the source
R/W
37
p0_run
0F
Control register to generate p0_clk0, p0_clk1,
p0_fp0 and p0_fp1
R/W
38
p0_freq_0
00
Control register for the [7:0] bits of the N of
N*8k clk0
R/W
39
p0_freq_1
01
Control register for the [13:8] bits of the N of
N*8k clk0
R/W
3A
p0_clk0_offset90
00
Control register for the p0_clk0 phase position
coarse tuning
R/W
3B
p0_clk1_div
3E
Control register for the p0_clk1 frequency
selection
R/W
3C
p0_clk1_offset90
00
Control register for the p0_clk1 phase position
coarse tuning
R/W
3D
p0_offset_fine
00
Control register for the output/output phase
alignment fine tuning for p0 path
R/W
3E
p0_fp0_freq
05
Control register to select the p0_fp0 frame
pulse frequency
R/W
3F
p0_fp0_type
83
Control register to select fp0 type
R/W
40
p0_fp0_offset_0
00
Bits [7:0] of the programmable frame pulse
phase offset in multiples of 1/262.14 MHz
R/W
41
p0_fp0_offset_1
00
Bits [15:8] of the programmable frame pulse
phase offset in multiples of 1/262.14 MHz
R/W
Addr
(Hex)
Register
Name
Reset
Value
(Hex)
Description
Type
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30120GGG | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| ZL30120GGG2 | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| ZL30121GGG2 | SONET/SDH Low Jitter System Synchronizer |
| ZL30121 | SONET/SDH Low Jitter System Synchronizer |
| ZL30121GGG | SONET/SDH Low Jitter System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30120GGG | 制造商:Microsemi Corporation 功能描述:T1/E1 SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC LINE CARD SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC LINE CARD SYNCH 100CABGA |
| ZL30120GGG2 | 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC LINE CARD SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC LINE CARD SYNCH 100CABGA |
| ZL30121 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Low Jitter System Synchronizer |
| ZL30121GGG | 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 100CABGA - Trays |
| ZL30121GGG2 | 制造商:Microsemi Corporation 功能描述:PB FREE LOW JITTER SYSTEM SYNCHRONIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。