- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30120 (Zarlink Semiconductor Inc.) SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer PDF資料下載
參數(shù)資料
| 型號： | ZL30120 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| 中文描述： | 的SONET / SDH /以太網(wǎng)多速率線路卡同步器 |
| 文件頁數(shù)： | 20/27頁 |
| 文件大小： | 309K |
| 代理商： | ZL30120 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
ZL30120
Data Sheet
20
Zarlink Semiconductor Inc.
1F
dpll1_modesel
See
Register
Description
Control register for the DPLL1 mode of
operation
R/W
20
dpll1_refsel
00
DPLL1 reference selection or reference
selection status
R/W
21
dpll1_ref_fail_mask
3C
Control register to mask each failure indicator
(SCM, CFM, PFM and GST) used for automatic
reference switching and automatic holdover
R/W
22
dpll1_wait_to_restore
00
Control register to indicate the time to restore a
previous failed reference
R/W
23
dpll1_ref_rev_ctrl
00
Control register for the ref0 to ref7 enable
revertive signals
R/W
24
dpll1_ref_pri_ctrl_0
10
Control register for the ref0 and ref1 priority
values
R/W
25
dpll1_ref_pri_ctrl_1
32
Control register for the ref2 and ref3 priority
values
R/W
26
dpll1_ref_pri_ctrl_2
54
Control register for the ref4 and re5 priority
values
R/W
27
dpll1_ref_pri_ctrl_3
76
Control register for the ref6 and ref7 priority
values
R/W
28
dpll1_lock_holdover_status
04
DPLL1 lock and holdover status register
R
29
dpll1_pullinrange
03
Control register for the pull-in range
R/W
DPLL2 Control
2A
dpll2_ctrl_0
00
Control register to program the DPLL2: hitless
switching, the phase slope limit and DPLL
enable
R/W
2B
dpll2_ctrl_1
04
Control register to program the DPLL2:
filter_out_en, freq_offset_en, revert enable
R/W
2C
dpll2_modesel
02
Control register to select the mode of operation
of the DPLL2
R/W
2D
dpll2_refsel
00
DPLL2 reference selection or reference
selection status
R/W
2E
dpll2_ref_fail_mask
3C
Control register to mask each failure indicator
(SCM, CFM, PFM and GST) used for automatic
reference switching and automatic holdover
R/W
2F
dpll2_wait_to_restore
00
Control register to indicate the time to restore a
previous failed reference for the DPLL2 path
R/W
Addr
(Hex)
Register
Name
Reset
Value
(Hex)
Description
Type
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30120GGG | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| ZL30120GGG2 | SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer |
| ZL30121GGG2 | SONET/SDH Low Jitter System Synchronizer |
| ZL30121 | SONET/SDH Low Jitter System Synchronizer |
| ZL30121GGG | SONET/SDH Low Jitter System Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30120GGG | 制造商:Microsemi Corporation 功能描述:T1/E1 SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC LINE CARD SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC LINE CARD SYNCH 100CABGA |
| ZL30120GGG2 | 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC LINE CARD SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC LINE CARD SYNCH 100CABGA |
| ZL30121 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Low Jitter System Synchronizer |
| ZL30121GGG | 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 100CABGA - Trays |
| ZL30121GGG2 | 制造商:Microsemi Corporation 功能描述:PB FREE LOW JITTER SYSTEM SYNCHRONIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。