參數(shù)資料
型號(hào)： ZL30117GGG2
廠商： ZARLINK SEMICONDUCTOR INC
元件分類(lèi)： 數(shù)字傳輸電路
英文描述： SONET/SDH OC-48/OC-192 Line Card Synchronizer
中文描述： ATM/SONET/SDH SUPPORT CIRCUIT, PBGA64
封裝： 9 X 9 MM, 1 MM PITCH, LEAD FREE, CABGA-64
文件頁(yè)數(shù)： 7/24頁(yè)
文件大?。?/td> 388K
代理商： ZL30117GGG2
ZL30117
Data Sheet
7
Zarlink Semiconductor Inc.
Pin Description
Pin #
Name
I/O
Type
Description
Input Reference
B1
A3
B4
ref0
ref1
ref2
I
d
Input References (LVCMOS, Schmitt Trigger).
These are input references
available for synchronizing output clocks. All three input references can be
automatically or manually selected using software registers. These pins are
internally pulled down to Vss.
A1
A2
A4
sync0
sync1
sync2
I
d
Frame Pulse Synchronization References (LVCMOS, Schmitt Trigger).
These are the frame pulse synchronization inputs associated with input
references 0, 1 and 2. These inputs accept frame pulses in a clock format (50%
duty cycle) or a basic frame pulse format with minimum pulse width of 5 ns.
These pins are internally pulled down to V
ss.
Output Clocks and Frame Pulses
D8
sdh_clk
O
SONET/SDH Output Clock (LVCMOS).
This output can be configured to
provide any one of the SONET/SDH clock outputs up to 77.76 MHz. The default
frequency for this output is 77.76 MHz.
D7
sdh_fp
O
SONET/SDH Output Frame Pulse (LVCMOS).
This output can be configured to
provide virtually any style of output frame pulse synchronized with an associated
SONET/SDH family output clock. The default frequency for this frame pulse
output is 8 kHz.
G8
p_clk
O
Programmable Output Clock (LVCMOS).
This output can be configured to
provide any frequency with a multiple of 8 kHz up to 77.76 MHz in addition to
2 kHz. The default frequency for this output is 2.048 MHz.
G7
p_fp
O
Programmable Output Frame Pulse (LVCMOS).
This output can be configured
to provide virtually any style of output frame pulse associated with p_clk. The
default frequency for this frame pulse output is 8 kHz.
A7
B8
diff_clk_p
diff_clk_n
O
Differential Output Clock (LVPECL).
This output can be configured to provide
any one of the available SDH clock frequencies. The default frequency for this
clock output is 622.08 MHz.
Control
G5
rst_b
I
Reset (LVCMOS, Schmitt Trigger).
A logic low at this input resets the device. To
ensure proper operation, the device must be reset after power-up. Reset should
be asserted for a minimum of 300 ns.
B2
dpll_mod_sel
I
u
DPLL Mode Select (LVCMOS, Schmitt Trigger).
During reset, the level on this
pin determines the default mode of operation of the DPLL (Normal or Freerun).
After reset, the mode of operation can be controlled directly with these pins, or by
accessing the
dpll_modesel
register through the serial interface. This pin is
internally pulled up to Vdd.
B3
diff_en
I
u
Differential Output Enable (LVCMOS, Schmitt Trigger).
When set high, the
differential LVPECL driver is enabled. When set low, the differential driver is
tristated reducing power consumption. This function is also controllable through
software registers. This pin is internally pulled up to Vdd.
相關(guān)PDF資料
PDF描述
ZL30119 SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119_06 SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119GGG SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119GGG2 SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30120 SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30119 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119GGG 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:Microsemi Corporation 功能描述:LOW JITTER LINECARD SYNCHRONIZER 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA
ZL30119GGG2 制造商:Microsemi Corporation 功能描述:LINE CARD SYNCHRONIZER 100CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA
ZL30120 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*