- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300163 > ZL30108LDA (XILINX INC) ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 PDF資料下載
參數(shù)資料
| 型號： | ZL30108LDA |
| 廠商： | XILINX INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, MO-220, QFN-32 |
| 文件頁數(shù)： | 28/57頁 |
| 文件大?。?/td> | 691K |
| 代理商： | ZL30108LDA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
ZL30108
Data Sheet
7
Zarlink Semiconductor Inc.
21
C19o
Clock 19.44 MHz (Output). This CMOS output is used in SONET/SDH applications.
This clock output pad includes a Schmitt input which serves as a PLL feedback path;
proper transmission-line termination should be applied to maintain reflections below
Schmitt trigger levels.
22
AGND
Analog Ground. 0V
23
AVDD
Positive Analog Supply Voltage. +3.3 VDC nominal
24
F8ko
Frame Pulse (Output). This is an CMOS 8 kHz active high 31 ns framing pulse, which
marks the beginning of a 125
μs frame.
This clock output pad includes a Schmitt input which serves as a PLL feedback path;
proper transmission-line termination should be applied to maintain reflections below
Schmitt trigger levels.
25
AGND
Analog Ground. 0V
26
REF_SEL
Reference Select 0 (Input/Output). As an input REF_SEL selects the reference input
that is used for synchronization; See Table 4.
0: REF0
1: REF1
This pin is internally pulled down to GND.
27
REF0
Reference (Input). This is one of two (REF0 and REF1) input reference sources used for
synchronization. One of seven possible frequencies may be used: 2 kHz, 8 kHz,
1.544 MHz, 2.048 MHz, 8.192 MHz,16.384 MHz or 19.44 MHz. This pin is internally
pulled down to GND.
28
REF1
Reference (Input). See REF0 pin description.
29
OOR_SEL
Out Of Range Selection (Input). This input selects the frequency acceptance limits of
the reference monitor: See Table 2.
0: 40 - 52 ppm
1: 64 - 83 ppm
30
IC
Internal Connection. Connect this pin to GND.
31
VDD
Positive Supply Voltage. +3.3 VDC nominal.
32
TIE_CLR
TIE Circuit Reset (Input). A logic low at this input resets the Time Interval Error (TIE)
correction circuit resulting in a realignment of input phase with output phase.
33
IC
Internal Connection. Package E-pad, this pin is internally connected to device GND, it
can be left unconnected or it can be connected to GND.
Pin #
Name
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30108LDG1 | ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 |
| ZL30316GKG2 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30316GKG | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30402/QCC1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL30402/QCG1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30108LDE1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Network Interface DPLL |
| ZL30108LDG1 | 制造商:Microsemi Corporation 功能描述:PB FREE SONET/SDH NETWORK INTERFACE DPLL - Trays 制造商:Microsemi Corporation 功能描述:PBFREE SONET&SDH NETWORK I/F DPLL TRAY 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DPLL SONET/SDH 32QFN 制造商:Microsemi Corporation 功能描述:IC DPLL SONET/SDH 32QFN |
| ZL30109 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with 19.44 MHz Output |
| ZL30109_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with |
| ZL30109QDG | 制造商:Microsemi Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。