參數(shù)資料
型號(hào)： ZL30106QDG
廠商： ZARLINK SEMICONDUCTOR INC
元件分類： 數(shù)字傳輸電路
英文描述： SONET/SDH/PDH Network Interface DPLL
中文描述： ATM/SONET/SDH SUPPORT CIRCUIT, PQFP64
封裝： 10 X 10 MM, 1.0 MM HEIGHT, MS-026ACD, TQFP-64
文件頁(yè)數(shù)： 19/48頁(yè)
文件大?。?/td> 423K
代理商： ZL30106QDG
ZL30106
Data Sheet
19
Zarlink Semiconductor Inc.
Digitally Controlled Oscillator (DCO)
- the DCO receives the limited and filtered signal from the Loop Filter, and
based on its value, generates a corresponding digital output signal. The synchronization method of the DCO is
dependent on the state of the ZL30106.
In Normal Mode, the DCO provides an output signal which is frequency and phase locked to the selected input
reference signal.
In Holdover Mode, the DCO is free running at a frequency equal to the frequency that the DCO was generating in
Normal Mode. The frequency in Holdover mode is calculated from frequency samples stored 26 ms to 52 ms before
the ZL30106 entered Holdover mode. This ensures that the coarse frequency monitor and the single cycle monitor
have time to disqualify a bad reference before it corrupts the holdover frequency.
In Freerun Mode, the DCO is free running with an accuracy equal to the accuracy of the OSCi 20 MHz source.
Lock Indicator
- the lock detector monitors if the output value of the phase detector is within the phase-lock-
window for a certain time. The selected phase-lock-window guarantees the stable operation of the LOCK pin with
maximum network jitter and wander on the reference input. If the DPLL goes into Holdover mode (auto or manual),
the LOCK pin will initially stay high for 0.1 s. If at that point the DPLL is still in holdover mode, the LOCK pin will go
low. In Freerun mode the LOCK pin will go low immediately.
3.5 Frequency Synthesizers
The output of the DCO is used by the frequency synthesizers to generate the output clocks and frame pulses which
are synchronized to one of three reference inputs (REF0, REF1 or REF2). The frequency synthesizer uses digital
techniques to generate output clocks and advanced noise shaping techniques to minimize the output jitter. The
clock and frame pulse outputs have limited driving capability and should be buffered when driving high capacitance
loads.
3.6 State Machine
As shown in Figure 1, the state machine controls the TIE Corrector Circuit and the DPLL. The control of the
ZL30106 is based on the inputs MODE_SEL1:0, REF_SEL1:0 and HMS.
3.7 Master Clock
The ZL30106 can use either a clock or crystal as the master timing source. For recommended master timing
circuits, see the Applications - Master Clock section.
相關(guān)PDF資料
PDF描述
ZL30107 GbE Line Card Synchronizer
ZL30107GGG GbE Line Card Synchronizer
ZL30107GGG2 GbE Line Card Synchronizer
ZL30108LDA Network Interface DPLL
ZL30108 Network Interface DPLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30106QDG1 制造商:Zarlink Semiconductor Inc 功能描述:SONET/SDH/PDH NETWORK INTRFC 64TQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE SONET/SDH/PDH NTWK INTERFACEDPLL
ZL30107 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:GbE Line Card Synchronizer
ZL30107GGG 制造商:Microsemi Corporation 功能描述: 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER ETH SGL 64CABGA 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER ETH SGL 64CABGA
ZL30107GGG2 制造商:Microsemi Corporation 功能描述:GBE LINE CARD SYNCHRONIZER 64CABGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER ETH SGL 64CABGA 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER ETH SGL 64CABGA
ZL30108 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Network Interface DPLL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*