- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30106 (Zarlink Semiconductor Inc.) SONET/SDH/PDH Network Interface DPLL PDF資料下載
參數(shù)資料
| 型號： | ZL30106 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | SONET/SDH/PDH Network Interface DPLL |
| 中文描述： | 的SONET / SDH / PDH數(shù)字網(wǎng)絡(luò)接口全數(shù)字鎖相環(huán) |
| 文件頁數(shù)： | 15/48頁 |
| 文件大?。?/td> | 423K |
| 代理商： | ZL30106 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ZL30106
Data Sheet
15
Zarlink Semiconductor Inc.
Figure 7 - Out-of-Range Thresholds for APP_SEL1:0=10 or APP_SEL1:0=11
.
In addition to the monitoring of the REF reference signals the companion REF_SYNC input signals are also
monitored for failure (see Figure 8).
REF_SYNC Frequency Detector (RSFD)
: This detector determines whether the frequency of the
REF_SYNC frame pulse is 2 kHz or 8 kHz and provides this information to the REF/SYNC ratio monitor
circuits and the phase detector circuit of the DPLL.
REF_SYNC Ratio Monitor (RSRM)
: This monitor checks the number of REF reference clock cycles in a
single associated REF_SYNC frame pulse period to determine the integrity of the REF_SYNC signal, for
example there must be exactly 256 clock cycles of a 2.048 MHz REF reference clock in a single 8 kHz
REF_SYNC frame pulse period to validate the REF_SYNC signal. If the REF and REF_SYNC inputs are
selected for synchronization and the Sync Ratio Monitor detects a failure, the DPLL will abandon the
mechanism of aligning the output frame pulse to the REF_SYNC pulse. Instead only the REF reference
will be used for synchronization.
Figure 8 - REF_SYNC Monitor Circuit
C20i Clock Accuracy
0 ppm
+20 ppm
-20 ppm
0
20
52
40
20
32
-32
-60
-75
-50
0
-25
25
75
Frequency offset [ppm]
Out of Range
Out of Range
Out of Range
In Range
In Range
In Range
C20
50
-40
-52
72
60
-20
-32
-72
C20
C20
100
-100
C20: 20 MHz master oscillator clock
REF_SYNC
Ratio
Monitor
to DPLL
REF_SYNC
REF
frequency
REF
REF_SYNC
frequency
REF_SYNC
Frequency
Detector
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30106QDG | SONET/SDH/PDH Network Interface DPLL |
| ZL30107 | GbE Line Card Synchronizer |
| ZL30107GGG | GbE Line Card Synchronizer |
| ZL30107GGG2 | GbE Line Card Synchronizer |
| ZL30108LDA | Network Interface DPLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30106_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH/PDH Network Interface DPLL |
| ZL30106QDG | 制造商:Zarlink Semiconductor Inc 功能描述:SONET/SDH/PDH NETWORK INTRFC 64TQFP - Trays 制造商:Microsemi 功能描述:Microsemi ZL30106QDG Communication Misc |
| ZL30106QDG1 | 制造商:Zarlink Semiconductor Inc 功能描述:SONET/SDH/PDH NETWORK INTRFC 64TQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE SONET/SDH/PDH NTWK INTERFACEDPLL |
| ZL30107 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:GbE Line Card Synchronizer |
| ZL30107GGG | 制造商:Microsemi Corporation 功能描述: 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER ETH SGL 64CABGA 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER ETH SGL 64CABGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。