- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372964 > Z86E61 (ZiLOG, Inc.) CMOS Z8 16K/32K EPROM MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | Z86E61 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | CMOS Z8 16K/32K EPROM MICROCONTROLLER |
| 中文描述： | Z8 16K/32K的CMOS存儲器單片機 |
| 文件頁數(shù)： | 18/44頁 |
| 文件大?。?/td> | 466K |
| 代理商： | Z86E61 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
18
Z86E61/E63 Z8
MCU
WITH
16K/32K EPROM
P R E L I M I N A R Y
PROGRAMMING
(Continued)
User Mode 3: PROM Verify
The Program Verify cycle is used as part of the intelligent
programming algorithm to insure data integrity under
worst-case conditions. It differs from the EPROM Read
cycle in that V
is active and V
CC
must be driven to 6.0V.
Timing is shown in Figure 18.
User Modes 4 and 5: EPROM and RAM Protect
To extend program security, EPROM and RAM protect
cycles are provided for the Z86E61/E63. Execution of the
EPROM protect cycle prohibits proper execution of the
EPROM Read, EPROM Verify, and EPROM programming
cycles. Execution of the RAM protect cycle disables ac-
cesses to the upper 128 bytes of register memory (exclud-
ing mode and configuration registers), but first the user’s
program must set bit 6 of the IMR (R251). Timing is shown
in Figures 20 and 21.
User Modes.
Table 6 shows the programming voltage of
each mode of the Z86E61/E63.
Table 6. OTP Programming Table
User/Test Mode
Device Pin No.
User Modes
Device Pins
P30
/CE
Port 1
CNFG
Data
P33
V
PP
P32
EPM
P31
/OE
P20
/PGM
ADDR
V
CC
EPROM Read
Program
Program Verify
EPROM Protect
RAM Protect
V
IH
V
PP
V
PP
V
PP
V
PP
V
H
X
X
V
H
X
V
IL
V
IL
V
IL
V
H
V
H
V
IL
V
IH
V
IL
V
IH
V
IH
V
IH
V
IL
V
IH
V
IL
V
IL
Addr
Addr
Addr
XX
XX
5.0V
6.0V
6.0V
6.0V
6.0V
Out
In
Out
XX
XX
Notes:
V
PP
= 12.0V
±
0.5V
V
H
= 12.0V
±
0.5V
V
IH
= 5V
V
= 0V
XX = Irrelevant
I
PP
during programming = 40 mA maximum.
I
CC
during programming, verify, or read = 40 mA maximum.
Z86E63 Signal Description for EPROM
Program/Read
The following signals are required to correctly program or
read the Z86E63 device.
ADDR.
The address must remain stable throughout the
program read cycle.
DATA.
The I/O data bus must be stable during program-
ming (/OE High, /PGM Low, V
PP
High). During read the data
bus outputs data.
XCLK.
A clock is required to clock the /RESET signal into
the registers before programming.
A constant clock can be applied, or the XCLK input can be
toggled a minimum of 12 cycles before any programming
or verify function begins. The maximum clock frequency to
be applied when in the EPROM mode is 12 MHz.
/RESET.
The reset input can be held to a constant Low or
High value throughout normal programming. It must be
held High to program the EPROM protect option bit. Also,
any time the /RESET input changes state the XCLK must be
clocked a minimum of 12 times to clock the /RESET
through the reset filter.
/OE.
When the device is placed in EPROM mode, the /OE
input also serves as the precharge for the sense amp. The
precharge signal should be Low for the first half of the
stable address and High for the second half. The PRECHG
signal is inverted from the /OE signal so the /OE should be
High on the first half and Low on the second half, or stable
address. The EPROM output data should be sampled
during the second half of stable address.
The access time of the EPROM is defined in later sections.
This two part calculation of access time is required be-
cause this is a precharged sense amp with a precharge
clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z86E64 | CMOS Z8 OTP Microcontroller |
| Z86L70 | IR/Low-Voltage Microcontroller |
| Z86L71 | IR/Low-Voltage Microcontroller |
| Z86L75 | IR/Low-Voltage Microcontroller |
| Z86C71 | IR/Low-Voltage Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z86E6116ASG | 功能描述:8位微控制器 -MCU Z8 16K OTP 16 MHZ WITH UART RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| Z86E6116FSC | 功能描述:8位微控制器 -MCU 16K OTP 16MHzW/UART RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| Z86E6116FSC00TR | 功能描述:IC Z8 MCU OTP 16K 44PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:Z8® 產(chǎn)品培訓(xùn)模塊:The Ultra-Low Power MSP430 MSP430 Overview MSP430 Design Tools MSP430 Peripherals MSP430x2xx/4xx and Wireless Overview Portable Medical Solutions with MSP430 MSP430 for Utility Metering Solutions MSP430: How to JTAG MSP430, How To Use the Clock System Grace Software Graphical User Interface MCU Overview Driver Library MSP430Ware Overview 標準包裝:1 系列:MSP430x4xx 核心處理器:RISC 芯體尺寸:16-位 速度:8MHz 連通性:SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LCD，POR，PWM，WDT 輸入/輸出數(shù):48 程序存儲器容量:32KB（32K x 8 + 256B） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 包裝:Digi-Reel® 其它名稱:296-26232-6 |
| Z86E6116FSG | 功能描述:8位微控制器 -MCU 16K OTP 16MHzW/UART RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| Z86E6116PSC | 功能描述:8位微控制器 -MCU 16K OTP 16MHz W/UART RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。