
Z86L70/71/75/C71
Zilog
IR/Low-Voltage Microcontroller
DS97LVO0500
P R E L I M I N A R Y
1-21
1
Figure 14. Expanded Register File Architecture
7
6
5
4
3
2
1
0
Working Register
Group Pointer
Expanded Register
File (Bank) Pointer
FF
FO
7F
0F
00
Z8 Register File**
REGISTER POINTER
FF
FE
FD
FC
FB
FA
F9
F8
F7
F6
F5
F4
F3
F2
F1
F0
SPL
SPH
RP
FLAGS
IMR
IRQ
IPR
P01M
P3M
P2M
U
U
0
U
0
0
U
0
0
1
(F) 0F
(F) 0E
(F) 0D
(F) 0C
(F) 0B
Reserved
(F) 01
(F) 00
WDTMR
SMR
U
U
0
U
U
0
U
1
0
1
U
U
0
U
U
0
U
0
0
1
U
U
0
U
U
0
U
0
0
1
U
U
0
U
U
0
U
1
0
1
U
U
0
U
U
0
U
1
0
1
U
U
0
U
U
0
U
0
0
1
U
U
0
U
U
0
U
1
0
1
U
U
U
0
1
1
0
1
0
0
1
0
0
0
U
0
REGISTER**
EXPANDED REG. GROUP (F)
RESET CONDITION
REGISTER**
Z8
STANDARD CONTROL REGISTERS
RESET CONDITION
D7 D6 D5 D4 D3 D2 D1
D0
Reserved
*
*
*
Reserved
SMR2
Reserved
Reserved
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
0
0
0
0
0
0
0
0
0
U
U
0
0
0
0
0
Reserved
PCON
U
0
*
0
U
1
1
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
REGISTER**
EXPANDED REG. GROUP (0)
RESET CONDITION
(0) 03
P3
(0) 02
P2
(0) 01
P1
(0) 00
P0
U = Unknown
* Will not be reset with a Stop-Mode Recovery
** All addresses are in Hexadecimal
Will not be reset with a Stop-Mode Recovery except Bit 0.
@ P36 is set to an unknown state upon SMR Reset. Rest of
@
*
Reserved
Reserved
Reserved
Reserved
Reserved
U
0
U
0
0
0
U
U
EXPANDED REG. GROUP (D)
REGISTER**
(D) 0C
(D) 0B
(D) 0A
(D) 09
(D) 08
(D) 07
(D) 06
(D) 05
(D) 04
(D) 03
(D) 02
Reserved
HI8
L08
HI16
L016
TC16H
TC16L
TC8H
TC8L
Reserved
CTR2
RESET CONDITION
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
0
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
(D) 01 CTR1
(D) 00 CTR0
U
U
U
U
U
U
U
U
0
U
U
U
U
U
U
Reserved
U
U
U
U
U
U
U
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved