- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373760 > Z5380 (ZiLOG, Inc.) Small Computer System Interface(小型計(jì)算機(jī)系統(tǒng)接口(SCSI)控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | Z5380 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | Small Computer System Interface(小型計(jì)算機(jī)系統(tǒng)接口(SCSI)控制器) |
| 中文描述： | 小型計(jì)算機(jī)系統(tǒng)接口（小型計(jì)算機(jī)系統(tǒng)接口（的SCSI）控制器） |
| 文件頁數(shù)： | 5/37頁 |
| 文件大?。?/td> | 409K |
| 代理商： | Z5380 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
5
Z5380 SCSI
Z
ILOG
PS97SCC0100
Table 1. Register Summary
Address
A2
A1
A0
R/W
Register Name
0
0
0
0
0
0
0
1
0
0
1
0
R
W
Current SCSI Data
Output Data
Initiator Command
Mode
R/W
R/W
0
1
1
1
1
0
0
0
1
0
0
1
R/W
R
W
R
Target Command
Current SCSI Bus Status
Select Enable
Bus and Status
1
1
1
1
1
0
1
1
1
1
1
0
0
1
1
W
R
W
R
W
Start DMA Send
Input Data
Start DMA Target Receive
Reset Parity/Interrupt
Start DMA Initiator Receive
Data Registers
The data registers are used to transfer SCSI commands,
data, status, and message bytes between the micropro-
cessor Data Bus and the SCSI Bus. The Z5380 does not
interpret any information that passes through the data
registers. The data registers consist of the transparent
Current SCSI Data Register, the Output Data Register, and
the Input Data Register.
Current SCSI Data Register.
Address 0(Read Only). The
Current SCSI Data Register (Figure 4) is a read-only
register which allows the microprocessor to read the active
SCSI Data Bus. This is accomplished by activating /CS
with an address on A2-A0 of 000 and issuing an /IOR pulse.
If parity checking is enabled, the SCSI Bus parity is
checked at the beginning of the read cycle. This register
is used during a programmed I/O data read or during
Arbitration to check for higher priority arbitrating devices.
Parity is not guaranteed valid during Arbitration.
Output Data Register.
Address 0(Write Only). The Output
Data Register (Figure 5) is a write-only register that is used
to send data to the SCSI Bus. This is accomplished by
either using a normal CPU write, or under DMA control, by
using /IOW and /DACK. This register also asserts the
proper ID bits on the SCSI Bus during the Arbitration and
Selection phases.
/DB0
/DB1
/DB2
/DB3
/DB4
/DB5
/DB6
/DB7
Address: 0
(Read Only)
D7 D6 D5 D4 D3 D2 D1 D0
/DB0
/DB1
/DB2
/DB3
/DB4
/DB5
/DB6
/DB7
D7 D6 D5 D4 D3 D2 D1 D0
Address: 0
(Write Only)
Figure 5. Output Data Register
Initiator Command Register.
Address 1(Read/Write).
The Initiator Command Register (Figures 6 and 7) are read
and write registers which assert certain SCSI Bus signals,
monitors those signals, and monitors the progress of bus
arbitration. Many of these bits are significant only when
being used as an Initiator; however, most can be used
during Target role operation.
Figure 4. Current SCSI Data Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z53C80 | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z53C8003PSC | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z53C8003VSC | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z53C80SCSI | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z54122 | RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z538001PEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z538001PSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z538001VEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z538001VSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| Z5380P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。