- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376464 > XRT86VL34 (Exar Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT86VL34 |
| 廠商： | Exar Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁(yè)數(shù)： | 97/156頁(yè) |
| 文件大小： | 816K |
| 代理商： | XRT86VL34 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
XRT86VL34
92
REV. V1.2.0
QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
T
ABLE
80: A
LARM
& E
RROR
I
NTERRUPT
S
TATUS
R
EGISTER
(AEISR) H
EX
A
DDRESS
: 0
X
nB02
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7
Rx OOF
State
RO
0
Receive Out of Frame Defect State
This READ-ONLY bit indicates whether or not the Receive T1 Framer block is
currently declaring the “Out of Frame” defect condition within the incoming T1
data-stream, as described below.
Out of Frame defect condition is declared when “TOLR” out of “RANG” errors in
the framing bit pattern is detected. (Register 0xn10B)
0 – The Receive T1 Framer block is NOT currently declaring the “Out of Frame”
defect condition.
1 – The Receive T1 Framer block is currently declaring the “Out of Frame” defect
condition.
6
RxAIS State
RO
0
Receive Alarm Indication Status Defect State
This READ-ONLY bit indicates whether or not the Receive T1 Framer block is
currently declaring the AIS defect condition within the incoming T1 data-stream,
as described below.
AIS defect is declared when AIS condition persists for 42 milliseconds. AIS defect
is cleared when AIS condition is absent for 42 milliseconds.
0 – The Receive T1 Framer block is NOT currently declaring the AIS defect con-
dition.
1 – The Receive T1 Framer block is currently declaring the AIS defect condition.
5
RxYEL
State
RO
0
Receive Yellow Alarm State
This READ-ONLY bit indicates whether or not the Receive T1 Framer block is
currently declaring the Yellow Alarm condition within the incoming T1 data-
stream, as described below.
Yellow alarm or Remote Alarm Indication (RAI) is declared when RAI condition
persists for 900 milliseconds. Yellow alarm or RAI is cleared immediately when
RAI condition is absent even if the T1 Framer is receiving T1 Idle or RAI-CI signa-
tures in ESF mode.
0 – The Receive T1 Framer block is NOT currently declaring the Yellow Alarm
condition.
1 – The Receive T1 Framer block is currently declaring the Yellow Alarm condi-
tion.
4
LOS_State
RO
0
Framer Receive Loss of Signal (LOS) State
This READ-ONLY bit indicates whether or not the Receive T1 framer is currently
declaring the Loss of Signal (LOS) condition within the incoming T1 data-stream,
as described below
LOS defect is declared when LOS condition persists for 175 consecutive bits.
LOS defect is cleared when LOS condition is absent or when the received signal
reaches a 12.5% ones density for 175 consecutive bits.
0 = The Receive T1 Framer block is NOT currently declaring the Loss of Signal
(LOS) condition.
1 = The Receive T1 Framer block is currently declaring the Loss of Signal (LOS)
condition.
3
LCV Int
Status
RUR/
WC
0
Line Code Violation Interrupt Status
.
This Reset-Upon-Read bit field indicates whether or not the Receive T1 LIU block
has detected a Line Code Violation interrupt since the last read of this register.
0 = Indicates no Line Code Violation have occurred since the last read of this reg-
ister.
1 = Indicates one or more Line Code Violation interrupt has occurred since the
last read of this register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT86VL34_2 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL34IB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38_2 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38IB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL38IB484 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT86VL34_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION |
| XRT86VL34_1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION |
| XRT86VL34_2 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION |
| XRT86VL34ES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86VL34IB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4 IND FULL DPLX FIFO TWO-FRAME, CAS, CCS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。