- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄206198 > XRT83SL34 (Exar Corporation) QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PDF資料下載
參數(shù)資料
| 型號： | XRT83SL34 |
| 廠商： | Exar Corporation |
| 英文描述： | QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| 中文描述： | 上海四的T1/E1/J1收發(fā)器時鐘恢復(fù)和抖動衰減器 |
| 文件頁數(shù)： | 32/80頁 |
| 文件大?。?/td> | 856K |
| 代理商： | XRT83SL34 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.8
PRELIMINARY
35
PATTERN TRANSMIT AND DETECT FUNCTION
Several test and diagnostic patterns can be generated and detected by the chip. In Hardware mode each
channel can be independently programmed to transmit an All Ones pattern by applying a “High” level to the
corresponding TAOS_n pin. In Host mode, the three interface bits TXTEST[2:0] control the pattern generation
and detection independently for each channel according to Table 12.
TRANSMIT ALL ONES (TAOS)
This feature is available in both Hardware and Host modes. With the TAOS_n pin connected to a “High” level
or when interface bits TXTEST2=“1”, TXTEST1=“0” and TXTEST0=“1” the transmitter ignores input from
TPOS_n/TDATA_n and TNEG_n/CODES_n pins and sends a continuous AMI encoded all “Ones” signal to the
line, using TCLK_n clock as the reference. In addition, when the Hardware pin and interface bit ATAOS is
activated, the chip will automatically transmit the All “Ones” data from any channel that detects an RLOS
condition. This feature is not available on a per channel basis. TCLK_n must NOT be tied “Low”.
NETWORK LOOP CODE DETECTION AND TRANSMISSION
This feature is available in Host mode only. When the interface bits TXTEST2=”1”, TXTEST1=”1” and
TXTEST0=”0” the chip is enabled to transmit the “00001” Network Loop-Up Code from the selected channel
requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits
NLCDE1=”0” and NLCDE0=”1” enables the Network Loop-Up code detection in the receiver. If the “00001”
Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface
register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its
own transmitted data. When the interface bits TXTEST2=”1”, TXTEST1=”1” and TXTEST0=”1” the chip is
enabled to transmit the Network Loop-Down Code (TLDC) “001” from the selected channel requesting the
remote terminal the removal of the Loop-Back condition.
In the Host mode each channel is capable of monitoring the contents of the receive data for the presence of
Loop-Up or Loop-Down code from the remote terminal. In the Host mode the two interface bits NLCDE[1:0]
control the Loop-Code detection independently for each channel according to Table 13.
Setting the interface bits to NLCDE1=”0” and NLCDE0=”1” activates the detection of the Loop-Up code in the
receive data. If the “00001” Network Loop-Up code is detected in the receive data for longer than 5 seconds,
the NLCD interface bit is set to “1” and stays in this state for as long as the receiver continues to receive the
TABLE 12: PATTERN TRANSMISSION CONTROL
TXTEST2
TXTEST1
TXTEST0
TEST PATTERN
0x
x
None
1
0
TDQRSS
1
0
1
TAOS
11
0
TLUC
11
1
TLDC
TABLE 13: LOOP-CODE DETECTION CONTROL
NLCDE1
NLCDE0
CONDITION
0
Disable Loop-Code Detection
0
1
Detect Loop-Up Code in Receive Data
1
0
Detect Loop-Down Code in Receive Data
1
Automatic Loop-Code detection and Remote Loop-Back Activation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XS2F-A422-90-A | 4 CONTACT(S), POLYBUTYLENE TEREPHTHALATE, FEMALE, CIRCULAR CONNECTOR, CLAMP, SOCKET |
| XS2F-A422-A90-A | 4 CONTACT(S), POLYBUTYLENE TEREPHTHALATE, FEMALE, CIRCULAR CONNECTOR, CLAMP, SOCKET |
| XS2F-A422-AB0-A | 4 CONTACT(S), POLYBUTYLENE TEREPHTHALATE, FEMALE, CIRCULAR CONNECTOR, CLAMP, SOCKET |
| XS2F-A422-AC0-A | 4 CONTACT(S), POLYBUTYLENE TEREPHTHALATE, FEMALE, CIRCULAR CONNECTOR, CLAMP, SOCKET |
| XS2F-A422-AD0-A | 4 CONTACT(S), POLYBUTYLENE TEREPHTHALATE, FEMALE, CIRCULAR CONNECTOR, CLAMP, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83SL34ES | 功能描述:外圍驅(qū)動器與原件 - PCI 4 CHT1/E1 LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83SL34IV | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT83SL34IV-F | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT83SL38 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83SL38_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。