參數(shù)資料
型號: XRT73L03BIV
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
中文描述: DATACOM, PCM TRANSCEIVER, PQFP120
封裝: 14 X 20 MM, LQFP-120
文件頁數(shù): 12/61頁
文件大?。?/td> 342K
代理商: XRT73L03BIV
XRT73L03B
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 1.0.1
10
68
88
76
LLB_0
LLB_1
LLB_2
I
Local Loop-back - Channel (n)
:
This input pin along with RLB_(n) dictates which Loop-Back mode Chan-
nel (n) is operating in.
A "High" on this pin with RLB_(n) set to "Low" configures Channel (n) to
operate in the Analog Local Loop-Back Mode.
A "High" on this pin with RLB_(n) also being set to "High" configures
Channel (n) to operate in the Digital Local Loop-Back Mode.
N
OTE
:
This pin is ignored and should be tied to GND if the XRT73L03B
is going to be operating in the HOST Mode.
69
87
77
RLB_0
RLB_1
RLB_2
I
Remote Loop-Back - Channel (n):
This input pin in conjunction with LLB_(n) dictates which Loop-Back
mode Channel (n) is operating in.
A "High" on this pin with LLB_(n) being set to "Low" configures Channel
(n) to operate in the Remote Loop-Back Mode.
A "High" on this pin with LLB_(n) also being set to "High" configures
Channel (n) to operate in the Digital Local Loop-Back Mode.
N
OTE
:
This pin is ignored and should be tied to GND if the XRT73L03B
is going to be operating in the HOST Mode.
112
LOSMUTEN
I
MUTE-upon-LOS Enable Input (Hardware Mode):
This input pin is use to configure the XRT73L03B, while it is operating in
the Hardware Mode, to Mute the recovered data via the RPOS_(n),
RNEG_(n) output pins whenever one of the Channels declares an LOS
conditions.
Setting this input pin “High" configures all Channels to automatically pull
the RPOS_(n) and RNEG_(n) output pins “Low” whenever it is declaring
an LOS condition, thereby Muting the data being output to the Terminal
Equipment.
Setting this input pin "Low" configures all Channels to NOT automatically
Mute the recovered data whenever an LOS condition is declared.
N
OTES
:
This pin is ignored and should be tied to GND if the XRT73L03B
is going to be operating in the HOST Mode. This pin is internally pulled
"Low".
CONTROL AND ALARM INTERFACE
P
IN
#
N
AME
T
YPE
D
ESCRIPTION
相關PDF資料
PDF描述
XRT73L04A 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04AIV 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04B 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04BIV 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04 4 Channel E3/DS3/STS-1 Line Interface Unit(4通道 E3/DS3/STS-1線接口單元)
相關代理商/技術參數(shù)
參數(shù)描述
XRT73L03BIV-F 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT73L03IV 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT
XRT73L03IVS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
XRT73L04A 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT