- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3762 > XR88C92CVTR-F (Exar Corporation)IC UART FIFO DUAL 44LQFP PDF資料下載
參數(shù)資料
| 型號： | XR88C92CVTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 6/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO DUAL 44LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動流量控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
XR88C92/192
14
Rev. 1.33
INTERNAL REGISTER DESCRIPTIONS
A3 A2 A1 A0
READ Operation
WRITE Operation
0000
Mode Register A (MR0A, MR1A, MR2A)
0001
Status Register A (SRA)
Clock-Select Register A (CSRA)
0010
Reserved
Command Register A (CRA)
0011
Receiver Buffer A (RXA)
Transmitter Buffer A (TXA)
0100
Input Port Change Register (IPCR)
Auxiliary Control Register (ACR)
0101
Interrupt Status Register (ISR)
Interrupt Mask Register (IMR)
0110
Counter/Timer Upper Register (CUR)
C/T Preload value Upper Register (CTPU)
0111
Counter/Timer Lower Register (CLR)
C/T Preload value Lower Register (CTPL)
1000
Mode Register B (MR0B, MR1B, MR2B)
1001
Status Register B (SRB)
Clock-Select Register B (CSRB)
1010
Reserved
Command Register B (CRB)
1011
Receiver Buffer B (RXB)
Transmitter Buffer B (TXB)
1100
General Purpose Register (GPR)
1101
Input Port Register (IPR)
Output Port Configuration Register (OPCR)
1110
Start C/T Command (STCR)
Set Output Port Register (SOPR)
1111
Stop C/T Command (SPCR)
Reset Output Port Register (ROPR)
address 0xE) is read, the C/T terminates the current
countdown sequence and sets its output to a '1' (OP3
can be programmed to show this output). The C/T is
then initialized to the pre-load value, and begins a new
countdown sequence. When the terminal count is
reached (0x0000), the C/T sets its output to a '0'. Then,
it gets re-initialized to the pre-load value and repeats the
countdown sequence. See Figure 2 for the resulting
waveform.
The timer sets the C/T-ready bit in the interrupt status
register (ISR Bit-3) every other time it reaches the
terminal count (at every rising edge of the output). Users
can program the timer to generate an interrupt request
for this condition (every second countdown cycle) on
the -INT output. If the CPU changes the pre-load value,
the timer will not recognize the new value until either
(a) it reaches the next terminal count and is reinitialized
automatically, or
(b) it is forced to re-initialize by a start command.
When a read at the stop counter command address is
performed, the timer clears ISR Bit-3 but does not stop.
Because in timer mode the C/T runs continuously, it
should be completely configured (pre-load value loaded
and start counter command issued) before program-
ming the timer output to appear on OP3.
OTHER PROGRAMMING REMARKS
The contents of internal registers should not be changed
during receiver/transmitter operation as certain
changes can produce undesired results. For example,
changing the number of bits per character while the
transmitter is active will result in transmitting an incorrect
character. The contents of the clock-select register
(CSR) and ACR Bit-7 should only be changed after the
receiver(s) and transmitter(s) have been issued soft-
ware RX and TX reset commands. Similarly, changes
to the auxiliary control register (ACR Bits 4-6) should
only be made while the counter/timer (C/T) is not used.
The mode registers of each channel MR0, MR1 and
MR2 are accessed via an auxiliary pointer. The pointer
is set to mode register one (MR1) by RESET. It can be
set to MR0 or MR1 by issuing a “reset pointer” command
(0xB0 or 0x10 respectively) via the channel's command
register. Any read or write of the mode register switches
the pointer to next mode register. All accesses subse-
quent to reading/writing MR1 will address MR2 unless
the pointer is reset to MR0 or MR1 as described above.
The mode, command, clock-select, and status registers
are duplicated for each channel to allow independent
operation and control (except that both channels are
restricted to baud rates that are in the same set).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR88C92CJTR-F | IC UART FIFO DUAL 44PLCC |
| ST16C452CJ68TR-F | IC UART W/PAR PORT DUAL 68PLCC |
| ST16C552CJ68TR-F | IC UART FIFO 16B DUAL 68PLCC |
| XR68C681CJTR-F | IC UART CMOS DUAL 44PLCC |
| ST16C2550CJ44TR-F | IC UART FIFO 16B DUAL 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C92IJ | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR88C92IJ-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C92IJTR-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C92IP | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR88C92IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。