參數(shù)資料
型號： XR88C92CVTR-F
廠商： Exar Corporation
文件頁數(shù)： 3/32頁
文件大?。?/td> 0K
描述： IC UART FIFO DUAL 44LQFP
標準包裝： 1,000
特點： *
通道數(shù)： 2，DUART
FIFO's： 16 字節(jié)
電源電壓： 2.97 V ~ 5.5 V
帶自動流量控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 44-LQFP
供應(yīng)商設(shè)備封裝： 44-LQFP（10x10）
包裝： 帶卷 (TR)
XR88C92/192
11
Rev. 1.33
framing error, and received-break conditions are the
logical OR of these respective bits, for all the data bytes
in the FIFO stack since the last reset error command
(see CRA, CRB bits 7:4) was issued. That is, beginning
immediately after the last reset-error command was
issued, a continuous logical-OR function of corre-
sponding status bits is produced in the status register as
each character enters the FIFO.
The block mode is useful in applications requiring the
exchange of blocks of information where the software
overhead of checking each character's error flags can-
not be tolerated. In this mode, entire messages can be
received and only one data integrity check is performed
at the end of each message. Although data reception in
this manner has speed advantages, there are also
disadvantages. If an error occurs within a message the
error will not be recognized until the final check is
performed. Also, there is no indication of which
character(s) is in error within the message.
Reading the status register (SRA, SRB) does not affect
the FIFO. The FIFO is “popped” only when the receive
buffer is read. If the FIFO is full when a new character is
received, that character is held in the receive shift
register until a FIFO position is available. If an additional
character is received while this state exists, the con-
tents of the FIFO are not affected, but the character
previously in the shift register is lost and the overrun-
error status bit will be set upon receipt of the start bit of
the new overrunning character.
To support flow control, a receiver can automatically
negate and reassert the request-to-send (RTS) output
(RX RTS control - see MR1A, MR1B bit-7). The request-
to-send output (at OP0 or OP1 for channel A or B
respectively) will automatically be negated by the re-
ceiver when a valid start bit is received and the FIFO
stack is full. When a FIFO position becomes available,
the request-to-send output will be reasserted automati-
cally by the receiver. Connecting the request-to-send
output to the clear-to send (CTS) input of a transmitting
device prevents overrun errors in the receiver. The RTS
output must be manually asserted the first time. There-
after, the receiver will control the RTS output.
If the FIFO stack contains characters and the receiver
is then disabled, the characters in the stack can still be
read but no additional characters can be received until
the receiver is again enabled. If the receiver is disabled
while receiving a character, or while there is a character
in the shift register waiting for a FIFO opening, these
characters are lost. If the receiver is reset, the FIFO
stack and all of the receiver status bits, the correspond-
ing output ports, and the interrupt request are reset. No
additional characters can be received until the receiver
is again enabled.
LOOPBACK MODES
Besides the normal operation mode in which the re-
ceiver and transmitter operate independently, each
XR88C92/192 channel can be configured to operate in
various looping modes (see MR2A, MR2B bits 7:6) that
are useful for local and remote system diagnostic
functions.
AUTOMATIC ECHO MODE
In this mode, the channel automatically retransmits the
received data on a bit-by-bit basis. The local CPU-to-
receiver communication continues normally but the
CPU-to-transmitter link is disabled.
LOCAL LOOPBACK MODE
In this mode, the transmitter output is internally con-
nected to the receiver input. The external TX pin is held
in the mark (high) state in this mode. By sending data
to the transmitter and checking that the data assembled
by the receiver is the same data that was sent, proper
channel operation can be assured. In this mode the
CPU-to-transmitter and CPU-to-receiver communica-
tions continue normally.
REMOTE LOOPBACK MODE
In this mode, the channel automatically retransmits the
received data on a bit-by-bit basis. The local CPU-to-
receiver and CPU-to-transmitter links are disabled. This
mode is useful in testing the receiver and transmitter
operation of a remote channel. This mode requires the
remote channel receiver to be enabled.
MULTIDROP MODE - Enhanced with Extra A/D Tag
Storage
Users can program the channel to operate in a wake-
up mode for Multidrop applications. In this mode of
operation (set MR1A, MR1B bits 4:3 = 11), the
XR88C92/192, as a master station channel connected
to several slave stations (a maximum of 256 unique
slave stations), transmits an address character fol-
lowed by a block of data characters targeted for one or
more of the slave stations. The channel receivers within
the slave stations are disabled, but they continuously
monitor the data stream sent out from the master
相關(guān)PDF資料
PDF描述
XR88C92CJTR-F IC UART FIFO DUAL 44PLCC
ST16C452CJ68TR-F IC UART W/PAR PORT DUAL 68PLCC
ST16C552CJ68TR-F IC UART FIFO 16B DUAL 68PLCC
XR68C681CJTR-F IC UART CMOS DUAL 44PLCC
ST16C2550CJ44TR-F IC UART FIFO 16B DUAL 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR88C92IJ 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C92IJ-F 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR88C92IJTR-F 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR88C92IP 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C92IV 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*