- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3761 > XR68C92IJTR-F (Exar Corporation)DUAL CHANNEL UART 44PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | XR68C92IJTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 33/33頁 |
| 文件大?。?/td> | 0K |
| 描述： | DUAL CHANNEL UART 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁
XR68C92/192
9
Rev. 1.33
and is controlled in a similar way by the channel B
registers.
OP2 - OP7:
The other outputs (OP2 - OP7) are configured via the
OPCR. Please see the description under the OPCR
register for the details.
CRYSTAL INPUTS (XTAL1 & XTAL2)
If a crystal is used, it is connected between XTAL1 and
XTAL2, in which case a capacitor of approximately 22
to 47 pF should be connected from each of these pins
to ground (see Figure 1). If an external CMOS-level
clock is used, the pin XTAL2 must be left open.
RESET
The XR68C92/192 can be reset by asserting the
-RESET signal or by programming the appropriate
internal registers. A hardware reset (assertion of
-RESET) clears the following registers:
Status Registers A and B (SRA and SRB)
Interrupt Mask Register (IMR)
Interrupt Status Register (ISR)
Output Port Configuration Register (OPCR)
RESET also performs the following operations:
Initializes the interrupt vector register (IVR) to 0x0F.
Places the outputs OP0 through OP7 in the high
state
Places the counter/timer in counter mode
Places channels A and B in the inactive state with the
transmitter serial-data outputs (TXA and TXB) in the
mark (high) state.
Reset commands can be programmed through the
command registers to reset the receiver, transmitter,
error status, or break-change interrupts for each chan-
nel.
TRANSMITTER
The transmitter converts the parallel data from the
CPU to a serial bit stream on the transmitter output pin
(TXA, TXB). It automatically sends a start bit followed
by the programmed number of data bits, an optional
parity bit, and the programmed number of stop bits.
The least-significant bit is sent first. Data is shifted out
the transmit serial data output pin (TXA, TXB) on the
falling edge of the programmed clock source (XTAL1,
IP3 or IP5: see CSR bits 3:0). After the transmission of
the stop bits, and a new character is not available in the
transmit FIFO, the transmitter serial data output (TXA,
TXB) remains high. Transmission resumes when the
CPU loads a new character into the transmit FIFO. If
the transmitter receives a disable command (CRA,
CRB bits 3:2), it will continue operating until the char-
acter in the transmit shift register is completely sent
out. Other characters in the FIFO are neither sent nor
discarded, but will be sent when the transmitter is re-
enabled.
TX RTS Control: Users can program the transmitter to
automatically negate the request-to-send (RTS) out-
put (alternate function of OP0 and OP1 for channels A
and B respectively) on completion of a message trans-
mission (using MR2A, MR2B bit-5). If the transmitter is
programmed to operate with RTS control, the RTS
output must be manually asserted before each mes-
sage is transmitted. Also, the transmitter needs to be
disabled after all the required data are loaded into the
FIFO. Then, the RTS output will be automatically
negated when the transmit-shift register and the TX
FIFO are both empty. In automatic RTS mode, no more
characters can be written to the FIFO after the trans-
mitter is disabled.
If auto clear-to-send (CTS) control is enabled (using
MR2A, MR2B bit-4), the CTS input (alternate function
of IP0 and IP1 for channels A and B respectively) must
be asserted (low) in order for the character to be
transmitted. If it gets negated (high) in the middle of a
transmission, the character in the shift register is
transmitted and the transmit data output (TXA, TXB)
then remains in the marking state until CTSA, CTSB
gets asserted again.
The transmitter can also be forced to send a continu-
ous low (space) condition by issuing the start-break
command (see CRA, CRB bits 7:4). The state of CTS
is ignored by the transmitter when it is set to send a
break.
NOTE: The terms assertion and negation will be used
extensively to avoid confusion when dealing with a
mixture of “active low” and “active high” signals. The
term assert or assertion indicates that a signal is active
or true, independent of whether that level is repre-
sented by a high or low voltage. The term negate or
negation indicates that a signal is inactive or false.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR68C192CVTR-F | IC UART FIFI DUAL 44LQFP |
| ST16C650AIQ48-F | IC UART FIFO 32B 48TQFP |
| XR16L2450IM-F | IC UART FIFO 1B DUAL 48TQFP |
| XR68C192CJTR-F | IC UART FIFI DUAL 44PLCC |
| ST16C2450IJ44-F | IC UART FIFO DUAL 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR68C92IP | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92IV | 制造商:Exar Corporation 功能描述: |
| XR68C92IV-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR68C92IVTR-F | 制造商:Exar Corporation 功能描述:UART 2-CH 8Byte FIFO 3.3V/5V 44-Pin LQFP T/R 制造商:Exar Corporation 功能描述:XR68C92IVTR-F |
| XR68M752 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。