參數(shù)資料
型號： XR16M564IJ68-F
廠商： Exar Corporation
文件頁數(shù)： 21/55頁
文件大小： 0K
描述： IC UART FIFO 32B QUAD 68PLCC
標準包裝： 19
特點： *
通道數(shù)： 4，QUART
FIFO's： 32 字節(jié)
規(guī)程： RS232
電源電壓： 1.62 V ~ 3.63 V
帶自動流量控制功能： 是
帶故障啟動位檢測功能： 是
帶調制解調器控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 68-LCC（J 形引線）
供應商設備封裝： 68-PLCC
包裝： 管件
XR16M564/564D
28
1.62V TO 3.63V QUAD UART WITH 32-BYTE FIFO
REV. 1.0.0
IER[6]: RTS# Output Interrupt Enable (requires EFR[4]=1)
Logic 0 = Disable the RTS# interrupt (default).
Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition
from LOW to HIGH (if enabled by EFR bit-6).
IER[7]: CTS# Input Interrupt Enable (requires EFR[4]=1)
Logic 0 = Disable the CTS# interrupt (default).
Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from
LOW to HIGH (if enabled by EFR bit-7).
4.4
Interrupt Status Register (ISR) - Read-Only
The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the
ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be
serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt
Source Table, Table 11, shows the data values (bit 0-5) for the interrupt priority levels and the interrupt sources
associated with each of these interrupt levels.
4.4.1
Interrupt Generation:
LSR is by any of the LSR bits 1, 2, 3 and 4.
RXRDY is by RX trigger level.
RXRDY Time-out is by a 4-char plus 12 bits delay timer.
TXRDY is by TX trigger level or TX FIFO empty.
MSR is by any of the MSR bits 0, 1, 2 and 3.
Receive Xoff/Special character is by detection of a Xoff or Special character.
CTS# is when the remote transmitter toggles the input pin (from LOW to HIGH) during auto CTS flow control.
RTS# is when its receiver toggles the output pin (from LOW to HIGH) during auto RTS flow control.
4.4.2
Interrupt Clearing:
LSR interrupt is cleared by a read to the LSR register.
RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
RXRDY Time-out interrupt is cleared by reading RHR.
TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
MSR interrupt is cleared by a read to the MSR register.
Xoff interrupt is cleared by a read to the ISR register or when XON character(s) is received.
Special character interrupt is cleared by a read to ISR register or after next character is received.
RTS# and CTS# flow control interrupts are cleared by a read to the MSR register.
相關PDF資料
PDF描述
XR16M570IL32-F IC UART FIFO 16B 32QFN
XR16M580IM48-F IC UART FIFO 16B 48TQFP
XR16M581IL32-F IC UART FIFO 16B 32QFN
XR16M598IQ100-F IC UART FIFO 16B OCTAL 100QFP
XR16M654IQ100-F IC UART FIFO 64B QUAD 100QFP
相關代理商/技術參數(shù)
參數(shù)描述
XR16M564IL-0A-EVB 功能描述:界面開發(fā)工具 Eval Board for XR16M564IL-0A RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16M564IL-0B-EVB 功能描述:界面開發(fā)工具 Eval Board for XR16M564IL-0B RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16M564IL48 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 32-BYTE FIFO
XR16M564IL48-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M564IV-0A-EVB 功能描述:界面開發(fā)工具 Eval Board for XR16M564IV-0A RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*