- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1975 > XR16M2651IM48-F (Exar Corporation)IC UART FIFO 32B DUAL 48TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XR16M2651IM48-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 49/51頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 32B DUAL 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 32 字節(jié) |
| 規(guī)程： | RS232，RS422 |
| 電源電壓： | 1.62 V ~ 3.63 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁
XR16M2651
7
REV. 1.0.2
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO AND POWERSAVE FEATURE
1.0 PRODUCT DESCRIPTION
The XR16M2651 (M2651) integrates the functions of 2 enhanced 16C550 Universal Asynchronous Receiver
and Transmitter (UART). Its features set is compatible to the XR16V2550 and XR16V2650 devices but offers
Intel or Motorola data bus interface and PowerSave to isolate the data bus interface during Sleep mode.
Hence, the M2651 adds 3 more inputs: 16/68#, PwrSave and CLKSEL pins. Each UART is independently
controlled having its own set of device configuration registers. The configuration registers set is 16550 UART
compatible for control, status and data transfer. Additionally, each UART channel has 32-bytes of transmit and
receive FIFOs, automatic RTS/CTS hardware flow control with hysteresis control, automatic Xon/Xoff and
special character software flow control, selectable transmit and receive FIFO trigger levels, infrared encoder
and decoder (IrDA ver 1.0), programmable fractional baud rate generator with a prescaler of divide by 1 or 4.
The XR16M2651 can operate from 1.62V to 3.63V. The M2651 is fabricated with an advanced CMOS process.
Enhanced Features
The M2651 DUART provides a solution that supports 32 bytes of transmit and receive FIFO memory, instead
of 16 bytes in the ST16C2550 or one byte in the ST16C2450. The M2651 is designed to work with low supply
voltage and high performance data communication systems, that require fast data processing time. Increased
performance is realized in the M2651 by the larger transmit and receive FIFOs, FIFO trigger level control, and
automatic flow control mechanism. This allows the external processor to handle more networking tasks within
a given time. For example, the ST16C2550 with a 16 byte FIFO, unloads 16 bytes of receive data in 1.53 ms
(This example uses a character length of 11 bits, including start/stop bits at 115.2 Kbps). This means the
external CPU will have to service the receive FIFO at 1.53 ms intervals. However with the 32 byte FIFO in the
M2651, the data buffer will not require unloading/loading for 3.06 ms. This increases the service interval giving
the external CPU additional time for other applications and reducing the overall UART interrupt servicing time.
In addition, the selectable FIFO trigger level interrupt and automatic hardware/software flow control is uniquely
provided for maximum data throughput performance especially when operating in a multi-channel system. The
combination of the above greatly reduces the CPU’s bandwidth requirement, increases performance, and
reduces power consumption.
Data Bus Interface, Intel or Motorola Type
The M2651 provides a single host interface for the 2 UARTs and supports Intel or Motorola microprocessor
(CPU) data bus interface. The Intel bus compatible interface allows direct interconnect to Intel compatible type
of CPUs using IOR#, IOW# and CSA# or CSB# inputs for data bus operation. The Motorola bus compatible
interface instead uses the R/W#, CS# and A3 signals for data bus transactions. Few data bus interface signals
change their functions depending on user’s selection, see pin description for details. The Intel and Motorola
bus interface selection is made through the 16/68# pin.
Data Rate
The M2651 is capable of operation up to 4 Mbps at 3.3V with 16X internal sampling clock rate, 8 Mbps at 3.3V
with 8X sampling clock rate and 16 Mbps at 3.3V with 4X sampling clock rate. The device can operate with an
external 24 MHz crystal on pins XTAL1 and XTAL2, or external clock source of up to 64 MHz on XTAL1 pin.
With a typical crystal of 14.7456 MHz and through a software option, the user can set the prescaler bit for data
rates of up to 3.68 Mbps.
The rich feature set of the M2651 is available through the internal registers. Automatic hardware/software flow
control, selectable transmit and receive FIFO trigger levels, programmable TX and RX baud rates, infrared
encoder/decoder interface, modem interface controls, and a sleep mode are all standard features.
Following a power on reset or an external reset, the M2651 is software compatible with previous generation of
UARTs, 16C450, 16C550 and 16C650A.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16M2750IM48-F | IC UART FIFO 64B DUAL 48TQFP |
| XR16M2751IM48-F | IC UART FIFO 64B DUAL 48TQFP |
| XR16M2752IJ44-F | IC UART FIFO 64B DUAL 44PLCC |
| XR16M554IV64-F | IC UART FIFO 16B QUAD 64LQFP |
| XR16M564IJ68-F | IC UART FIFO 32B QUAD 68PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16M2651IM48TR-F | 制造商:Exar Corporation 功能描述:UART 2-CH 32Byte FIFO 1.8V/2.5V/3.3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XR16M2651IM48TR-F |
| XR16M2750 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
| XR16M2750IL-0A-EB | 功能描述:界面開發(fā)工具 Eval Board for XR16M2750IL-0A RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR16M2750IL-0B-EB | 功能描述:界面開發(fā)工具 Eval Board for XR16M2750IL Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR16M2750IL32 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。