參數(shù)資料
型號(hào): XCS40
廠商: Xilinx, Inc.
英文描述: Field Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列)
中文描述: 現(xiàn)場(chǎng)可編程門陣列(現(xiàn)場(chǎng)可編程門陣列)
文件頁數(shù): 20/66頁
文件大?。?/td> 716K
代理商: XCS40
R
Spartan and Spartan-XL Families Field Programmable Gate Arrays
4-20
DS060 (v1.5) March 2, 2000
Table 12: Boundary Scan Instructions
Bit Sequence
The bit sequence within each IOB is: In, Out, 3-state. The
input-only pins contribute only the In bit to the boundary
scan I/O data register, while the output-only pins contrib-
utes all three bits.
The first two bits in the I/O data register are TDO.T and
TDO.O, which can be used for the capture of internal sig-
nals. The final bit is BSCANT.UPD, which can be used to
drive an internal net. These locations are primarily used by
Xilinx for internal testing.
From a cavity-up view of the chip (as shown in the FPGA
Editor), starting in the upper right chip corner, the boundary
Figure 21
If TMS or TCK is used as user I/O, care must be taken to
This may cause the device to go into boundary scan mode
and disrupt the configuration process.
相關(guān)PDF資料
PDF描述
XCS40XL Field Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列)
XCV1000E-6FG900C Field Programmable Gate Arrays
XCV600E-8HQ240C Virtex-E 1.8 V Field Programmable Gate Arrays
XCV600E-8HQ240I Virtex-E 1.8 V Field Programmable Gate Arrays
XCV1000E-6FG860C Virtex⑩-E 1.8 V Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS40-3BG100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40-3BG100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40-3BG144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40-3BG144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40-3BG208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays