參數(shù)資料
型號(hào)： XCS30XL-4VQG100C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 32/83頁(yè)
文件大?。?/td> 0K
描述： IC SPARTAN-XL FPGA 30K 100-VQFP
產(chǎn)品變化通告： Product Discontinuation 26/Oct/2011
標(biāo)準(zhǔn)包裝： 90
系列： Spartan®-XL
LAB/CLB數(shù)： 576
邏輯元件/單元數(shù)： 1368
RAM 位總計(jì)： 18432
輸入/輸出數(shù)： 77
門數(shù)： 30000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 100-TQFP
供應(yīng)商設(shè)備封裝： 100-VQFP（14x14）
產(chǎn)品目錄頁(yè)面： 599 (CN2011-ZH PDF)
其它名稱： 122-1299
Spartan and Spartan-XL FPGA Families Data Sheet
38
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Readback
The user can read back the content of configuration mem-
ory and the level of certain internal nodes without interfering
with the normal operation of the device.
Readback not only reports the downloaded configuration
bits, but can also include the present state of the device,
represented by the content of all flip-flops and latches in
CLBs and IOBs, as well as the content of function genera-
tors used as RAMs.
Although readback can be performed while the device is
operating, for best results and to freeze a known capture
state, it is recommended that the clock inputs be stopped
until readback is complete.
Readback of Spartan-XL family Express mode bitstreams
results in data that does not resemble the original bitstream,
because the bitstream format differs from other modes.
Spartan/XL FPGA Readback does not use any dedicated
pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA,
RDBK.RIP and RDBK.CLK) that can be routed to any IOB.
To access the internal Readback signals, instantiate the
READBACK library symbol and attach the appropriate pad
symbols, as shown in Figure 32.
After Readback has been initiated by a Low-to-High transi-
tion on RDBK.TRIG, the RDBK.RIP (Read In Progress) out-
put goes High on the next rising edge of RDBK.CLK.
Subsequent rising edges of this clock shift out Readback
data on the RDBK.DATA net.
Readback data does not include the preamble, but starts
with five dummy bits (all High) followed by the Start bit (Low)
of the first frame. The first two data bits of the first frame are
always High.
Each frame ends with four error check bits. They are read
back as High. The last seven bits of the last frame are also
read back as High. An additional Start bit (Low) and an
11-bit Cyclic Redundancy Check (CRC) signature follow,
before RDBK.RIP returns Low.
Readback Options
Readback options are: Readback Capture, Readback
Abort, and Clock Select. They are set with the bitstream
generation software.
Readback Capture
When the Readback Capture option is selected, the data
stream includes sampled values of CLB and IOB signals.
The rising edge of RDBK.TRIG latches the inverted values
of the four CLB outputs, the IOB output flip-flops and the
input signals I1 and I2. Note that while the bits describing
configuration (interconnect, function generators, and RAM
content) are not inverted, the CLB and IOB output signals
are inverted. RDBK.TRIG is located in the lower-left corner
of the device.
When the Readback Capture option is not selected, the val-
ues of the capture bits reflect the configuration data origi-
nally written to those memory locations. If the RAM
capability of the CLBs is used, RAM data are available in
Readback, since they directly overwrite the F and G func-
tion-table configuration of the CLB.
Figure 32: Readback Example
READBACK
DATA
RIP
TRIG
CLK
READ_DATA
OBUF
READ_TRIGGER
IBUF
DS060_31_080400
If Unconnected,
Default is CCLK
相關(guān)PDF資料
PDF描述
5205817-3 CONN FEMALE D-SUB SCREWLOCK KIT
XA6SLX16-2CSG324I IC FPGA SPARTAN 6 14K 324CSGBGA
XA3S200-4FTG256Q IC FPGA SPARTAN-3 200K 256-FTBGA
XA6SLX4-2CSG225Q IC FPGA SPARTAN 6 225CSGBGA
5207719-1 CONN SCREWLOCK FEMALE 2 SETS/BAG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30XL-4VQG100I 制造商:Xilinx 功能描述:XLXXCS30XL-4VQG100I IC SYSTEM GATE
XCS30XL-5BG100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5BG100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5BG144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5BG144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*