- 您現(xiàn)在的位置：買賣IC網 > PDF目錄4280 > XCS30XL-4VQG100C (Xilinx Inc)IC SPARTAN-XL FPGA 30K 100-VQFP PDF資料下載
參數(shù)資料
| 型號： | XCS30XL-4VQG100C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 30/83頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SPARTAN-XL FPGA 30K 100-VQFP |
| 產品變化通告： | Product Discontinuation 26/Oct/2011 |
| 標準包裝： | 90 |
| 系列： | Spartan®-XL |
| LAB/CLB數(shù)： | 576 |
| 邏輯元件/單元數(shù)： | 1368 |
| RAM 位總計： | 18432 |
| 輸入/輸出數(shù)： | 77 |
| 門數(shù)： | 30000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 100-TQFP |
| 供應商設備封裝： | 100-VQFP（14x14） |
| 產品目錄頁面： | 599 (CN2011-ZH PDF) |
| 其它名稱： | 122-1299 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Spartan and Spartan-XL FPGA Families Data Sheet
36
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
to wait after completing the configuration memory clear
operation. When INIT is no longer held Low externally, the
device determines its configuration mode by capturing the
state of the Mode pins, and is ready to start the configura-
tion process. A master device waits up to an additional
300
μs to make sure that any slaves in the optional daisy
chain have seen that INIT is High.
For more details on Configuration, refer to the Xilinx Appli-
cation Note "FPGA Configuration Guidelines" (XAPP090).
Start-Up
Start-up is the transition from the configuration process to
the intended user operation. This transition involves a
change from one clock source to another, and a change
from interfacing parallel or serial configuration data where
most outputs are 3-stated, to normal operation with I/O pins
active in the user system. Start-up must make sure that the
user logic ‘wakes up’ gracefully, that the outputs become
active without causing contention with the configuration sig-
nals, and that the internal flip-flops are released from the
Global Set/Reset (GSR) at the right time.
Start-Up Initiation
Two conditions have to be met in order for the start-up
sequence to begin:
The chip's internal memory must be full, and
The configuration length count must be met, exactly.
In all configuration modes except Express mode, Spar-
tan/XL devices read the expected length count from the bit-
stream and store it in an internal register. The length count
varies according to the number of devices and the composi-
tion of the daisy chain. Each device also counts the number
of CCLKs during configuration.
In Express mode, there is no length count. The start-up
sequence for each device begins when the device has
received its quota of configuration data. Wiring the DONE
pins of several devices together delays start-up of all
devices until all are fully configured.
Start-Up Events
The device can be programmed to control three start-up
events.
The release of the open-drain DONE output
The termination of the Global Three-State and the
change of configuration-related pins to the user
function, activating all IOBs.
The termination of the Global Set/Reset initialization of
all CLB and IOB storage elements.
Figure 31 describes start-up timing in detail. The three
events — DONE going High, the internal GSR being
de-activated, and the user I/O going active — can all occur
in any arbitrary sequence. This relative timing is selected by
options in the bitstream generation software. Heavy lines in
Figure 31 show the default timing. The thin lines indicate all
other possible timing options. The start-up logic must be
clocked until the "F" (Finished) state is reached.
The default option, and the most practical one, is for DONE
to go High first, disconnecting the configuration data source
and avoiding any contention when the I/Os become active
one clock later. GSR is then released another clock period
later to make sure that user operation starts from stable
internal conditions. This is the most common sequence,
shown with heavy lines in Figure 31, but the designer can
modify it to meet particular requirements.
Start-Up Clock
Normally, the start-up sequence is controlled by the internal
device oscillator (CCLK), which is asynchronous to the sys-
tem clock. As a configuration option, they can be triggered
by an on-chip user net called UCLK. This user net can be
accessed by placing the STARTUP library symbol, and the
start-up
modes
are
known
as
UCLK_NOSYNC
or
UCLK_SYNC. This allows the device to wake up in synchro-
nism with the user system.
DONE Pin
Note that DONE is an open-drain output and does not go
High unless an internal pull-up is activated or an external
pull-up is attached. The internal pull-up is activated as the
default by the bitstream generation software.
The DONE pin can also be wire-ANDed with DONE pins of
other FPGAs or with other external signals, and can then be
used as input to the start-up control logic. This is called
“Start-up Timing Synchronous to Done In” and is selected
by either CCLK_SYNC or UCLK_SYNC. When DONE is not
used as an input, the operation is called “Start-up Timing
Not Synchronous to DONE In,” and is selected by either
CCLK_NOSYNC or UCLK_NOSYNC. Express mode con-
figuration always uses either CCLK_SYNC or UCLK_SYNC
timing, while the other configuration modes can use any of
the four timing sequences.
When the UCLK_SYNC option is enabled, the user can
externally hold the open-drain DONE output Low, and thus
stall all further progress in the start-up sequence until
DONE is released and has gone High. This option can be
used to force synchronization of several FPGAs to a com-
mon user clock, or to guarantee that all devices are suc-
cessfully configured before any I/Os go active.
相關PDF資料 |
PDF描述 |
|---|---|
| 5205817-3 | CONN FEMALE D-SUB SCREWLOCK KIT |
| XA6SLX16-2CSG324I | IC FPGA SPARTAN 6 14K 324CSGBGA |
| XA3S200-4FTG256Q | IC FPGA SPARTAN-3 200K 256-FTBGA |
| XA6SLX4-2CSG225Q | IC FPGA SPARTAN 6 225CSGBGA |
| 5207719-1 | CONN SCREWLOCK FEMALE 2 SETS/BAG |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XCS30XL-4VQG100I | 制造商:Xilinx 功能描述:XLXXCS30XL-4VQG100I IC SYSTEM GATE |
| XCS30XL-5BG100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS30XL-5BG100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS30XL-5BG144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS30XL-5BG144I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復。