參數(shù)資料
型號： XCS20-4TQ144C
廠商： XILINX INC
元件分類： FPGA
英文描述： Spartan and Spartan-XL Families Field Programmable Gate Arrays
中文描述： FPGA, 400 CLBS, 7000 GATES, 166 MHz, PQFP144
封裝： PLASTIC, TQFP-144
文件頁數(shù)： 28/83頁
文件大?。?/td> 770K
代理商： XCS20-4TQ144C
Spartan and Spartan-XL FPGA Families Data Sheet
34
DS060 (v1.8) June 26, 2008
Product Specification
R
Configuration Sequence
There are four major steps in the Spartan/XL FPGA
power-up configuration sequence.
Configuration Memory Clear
Initialization
Configuration
Start-up
The full process is illustrated in Figure 30.
Configuration Memory Clear
When power is first applied or is reapplied to an FPGA, an
internal circuit forces initialization of the configuration logic.
When VCC reaches an operational level, and the circuit
passes the write and read test of a sample pair of configu-
ration bits, a time delay is started. This time delay is nomi-
nally 16 ms. The delay is four times as long when in Master
Serial Mode to allow ample time for all slaves to reach a sta-
ble VCC. When all INIT pins are tied together, as recom-
mended, the longest delay takes precedence. Therefore,
devices with different time delays can easily be mixed and
matched in a daisy chain.
This delay is applied only on power-up. It is not applied
when reconfiguring an FPGA by pulsing the PROGRAM pin
Low. During this time delay, or as long as the PROGRAM
input is asserted, the configuration logic is held in a Config-
uration Memory Clear state. The configuration-memory
frames are consecutively initialized, using the internal oscil-
lator.
At the end of each complete pass through the frame
addressing, the power-on time-out delay circuitry and the
level of the PROGRAM pin are tested. If neither is asserted,
the logic initiates one additional clearing of the configuration
frames and then tests the INIT input.
Initialization
During initialization and configuration, user pins HDC, LDC,
INIT and DONE provide status outputs for the system inter-
face. The outputs LDC, INIT and DONE are held Low and
HDC is held High starting at the initial application of power.
The open drain INIT pin is released after the final initializa-
tion pass through the frame addresses. There is a deliber-
ate delay before a Master-mode device recognizes an
inactive INIT. Two internal clocks after the INIT pin is recog-
nized as High, the device samples the MODE pin to deter-
mine the configuration mode. The appropriate interface
lines become active and the configuration preamble and
data can be loaded.
Figure 29: Circuit for Generating CRC-16
0
X2
2
3456789 10 11 12 13 14
1
X15
X16
15
SERIAL DATA IN
1
0 1514 13 12 1110 9
8
7
65
1
CRC – CHECKSUM
LAST DATA FRAME
START
BIT
DS060_29_080400
Polynomial: X16 + X15 + X2 + 1
Readback Data Stream
相關(guān)PDF資料
PDF描述
XCS20XL-4PQ208C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-5CS144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-5PQ208C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-5TQ144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-4BG256C Spartan and Spartan-XL Families Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS20-4TQ144C0262 制造商:Xilinx 功能描述:
XCS20-4TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4TQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4TQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-4TQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*