- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372886 > XCS05XL-3CS208I (Xilinx, Inc.) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | XCS05XL-3CS208I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| 中文描述： | 斯巴達(dá)和Spartan - xL的家庭現(xiàn)場(chǎng)可編程門陣列 |
| 文件頁(yè)數(shù)： | 22/66頁(yè) |
| 文件大小： | 809K |
| 代理商： | XCS05XL-3CS208I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
R
Spartan and Spartan-XL Families Field Programmable Gate Arrays
4-22
DS060 (v1.5) March 2, 2000
Note that the PWRDWN pin is not part of the Boundary
Scan chain. Therefore, the Spartan-XL family has a sepa-
rate set of BSDL files than the 5V Spartan family. Boundary
scan logic is not usable during Power Down.
Configuration and Test
Configuration is the process of loading design-specific pro-
gramming data into one or more FPGAs to define the func-
tional operation of the internal blocks and their
interconnections. This is somewhat like loading the com-
mand registers of a programmable peripheral chip. Spar-
tan/XL devices use several hundred bits of configuration
data per CLB and its associated interconnects. Each con-
figuration bit defines the state of a static memory cell that
controls either a function look-up table bit, a multiplexer
input, or an interconnect pass transistor. The Xilinx devel-
opment system translates the design into a netlist file. It
automatically partitions, places and routes the logic and
generates the configuration data in PROM format.
Configuration Mode Control
5V Spartan devices have two configuration modes.
MODE = 1 sets Slave Serial mode
MODE = 0 sets Master Serial mode
3V Spartan-XL devices have three configuration modes.
M1/M0 = 11 sets Slave Serial mode
M1/M0 = 10 sets Master Serial mode
M1/M0 = 0X sets Express mode
In addition to these modes, the device can be configured
through the Boundary Scan logic (
See
“
Configuration
Through the Boundary Scan Pins
”
on page 31.
).
The Mode pins are sampled prior to starting configuration
to determine the configuration mode. After configuration,
these pin are unused. The Mode pins have a weak pull-up
resistor of 20 k
to 100 k
turned on during configuration.
With the Mode pins High, Slave Serial mode is selected,
which is the most popular configuration mode. Therefore,
for the most common configuration mode, the Mode pins
can be left unconnected. If the Master Serial mode is
desired, the MODE/M0 pin should be connected directly to
GND, or through a pull-down resistor of 1 K
or less.
During configuration, some of the I/O pins are used tempo-
rarily for the configuration process. All pins used during
configuration are shown in
Table 14
and
Table 15
.
Table 14: Pin Functions During Configuration (Spartan
family only)
CONFIGURATION MODE
<MODE Pin>
SLAVE
SERIAL
<High>
MODE (I)
HDC (HIGH)
LDC (LOW)
INIT
DONE
PROGRAM (I)
CCLK (I)
DIN (I)
DOUT
TDI
TCK
TMS
TDO
MASTER
SERIAL
<Low>
MODE (I)
HDC (HIGH)
LDC (LOW)
INIT
DONE
PROGRAM (I)
CCLK (O)
DIN (I)
DOUT
TDI
TCK
TMS
TDO
USER
OPERATION
MODE
I/O
I/O
I/O
DONE
PROGRAM
CCLK (I)
I/O
SGCK4-I/O
TDI-I/O
TCK-I/O
TMS-I/O
TDO-(O)
ALL OTHERS
Notes
1. A shaded table cell represents the internal pull-up
used before and during configuration.
2. (I) represents an input; (O) represents an output.
3. INIT is an open-drain output during configuration.
Table 15: Pin Functions During Configuration
(Spartan-XL family only)
CONFIGURATION MODE <M1:M0>
SLAVE
SERIAL
<1:1>
<1:0>
M1(HIGH) (I)
M1(HIGH) (I)
M0(HIGH) (I)
M0(LOW) (I)
HDC (HIGH)
HDC (HIGH)
LDC (LOW)
LDC (LOW)
INIT
DONE
DONE
PROGRAM (I)
PROGRAM (I)
CCLK (I)
CCLK (O)
MASTER
SERIAL
EXPRESS
<0:X>
M1(LOW) (I)
M0 (I)
HDC (HIGH)
LDC (LOW)
INIT
DONE
PROGRAM (I)
CCLK (I)
DATA 7 (I)
DATA 6 (I)
DATA 5 (I)
DATA 4 (I)
DATA 3 (I)
DATA 2 (I)
DATA 1 (I)
DATA 0 (I)
DOUT
TDI
TCK
TMS
TDO
CS1
USER
OPERATION
M1
M0
I/O
I/O
I/O
INIT
DONE
PROGRAM
CCLK (I)
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
GCK6-I/O
TDI-I/O
TCK-I/O
TMS-I/O
TDO-(O)
I/O
ALL OTHERS
DIN (I)
DOUT
TDI
TCK
TMS
TDO
DIN (I)
DOUT
TDI
TCK
TMS
TDO
Notes
1. A shaded table cell represents the internal pull-up
used before and during configuration.
2. (I) represents an input; (O) represents an output.
3. INIT is an open-drain output during configuration.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCS05XL-3CS240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS240I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS256C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS256I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS280C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCS05XL-3CS240C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS240I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS256C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS256I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05XL-3CS280C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。