- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372881 > XCR3384XLSERIES 384 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3384XLSERIES |
| 英文描述： | 384 Macrocell CPLD |
| 中文描述： | 384宏單元CPLD |
| 文件頁(yè)數(shù)： | 5/43頁(yè) |
| 文件大小： | 396K |
| 代理商： | XCR3384XLSERIES |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
XPLA2 Macrocell Architecture
Figure 4
shows the XPLA2 macrocell architecture used in
the XCR3320. The macrocell can be configured as either a
D- or T-type flip-flop or a combinatorial logic function. A
D-type flip-flop is generally more useful for implementing
state machines and data buffering while a T-type flip-flop is
generally more useful in implementing counters. Each of
these flip-flops can be clocked from any one of four
sources. Two of the clock sources (CLK0 and CLK1) are
from the eight dedicated, low-skew, global clock networks
designed to preserve the integrity of the clock signal by
reducing skew between rising and falling edges. These
clocks are designated as "synchronous" clocks and must
be driven by an external source. Both CLK0 and CLK1 can
clock the macrocell flip-flops on either the rising edge or the
falling edge of the clock signal. The other clock sources are
designated as "asynchronous" and are connected to two of
the eight control terms (CT6 and CT7) provided in each
logic block. These clocks can be individually configured as
any PRODUCT term or SUM term equation created from
the 36 signals available inside the logic block. Thus, in each
Logic Block, there are up to four possible clocks; and in
each Fast Module, there are up to ten possible clocks.
Throughout the entire device, there are up to 40 possible
clocks
–
eight from the dedicated, low-skew, global clocks,
and two for each of the 16 logic blocks.
The remaining six control terms of each logic block
(CT0-CT5) are used to control the asynchronous pre-
set/reset of the flip-flops and the enable/disable of the out-
put buffers in each macrocell. Control terms CT0 and CT1
are used to control the asynchronous preset/reset of the
macrocell's flip-flop. Note that the power-on reset leaves all
macrocells in the "zero" state when power is properly
applied, and that the preset/reset feature for each macro-
cell can also be disabled. Each macrocell can choose
between an asynchronous reset or an asynchronous pre-
set function, but both cannot be simultaneously used on the
same register. The global rstn function can always be used,
regardless of whether or not asynchronous reset or preset
control terms are enabled. Control terms CT2, CT3, CT4
and CT5 are used to enable or disable the macrocell's out-
put buffer. The output buffers can also be always enabled or
always disabled. All CoolRunner devices also provide a
Global 3-state (GTS) pin, which, when pulled high, will
3-state all the outputs of the device. This pin is provided to
support "In-Circuit Testin" or "Bed-of-Nails" testing used
during manufacturing.
For the macrocells in the Logic Block that are associated
with I/O pins, there are two feedback paths to the LZIA: one
from the macrocell, and one from the I/O pin. The LZIA
feedback path before the output buffer is the macrocell
feedback path, while the LZIA feedback path after the out-
put buffer is the I/O pin feedback path. When these macro-
cells are used as outputs, the output buffer is enabled, and
either feedback path can be used to feedback the logic
implemented in the macrocell. When the I/O pins are used
as inputs, the output buffer of these macrocells will be
3-stated and the input signal will be fed into the LZIA via the
I/O feedback path. In this case the logic functions imple-
mented in the buried macrocell can be fed back into the
LZIA via the macrocell feedback path. For macrocells that
are not associated with I/O pins, there is one feedback path
to the LZIA. Logic functions implemented in these buried
macrocells are fed back into the LZIA via this path. All
unused inputs and I/O pins should be properly terminated.
Please refer to
“
Terminations
”
on page 8
.
Figure 4: XCR3320 Macrocell Architecture
CT2
CT3
CT4
CT5
V
CC
GND
INIT*
D/T
Q
CLK0
CLK0
CLK1
CLK1
TO LZIA
GND
CT0
CT1
GND
gts
CT6
CT7
SP00590
rstn
*SEE XPLA2 MACROCELL ARCHITECTURE DESCRIPTION
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCS05XL-4PC84C | Field Programmable Gate Array (FPGA) |
| XCS05XL-5PC84C | Field Programmable Gate Array (FPGA) |
| XCS05-3PC84 | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05 | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3BG240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3512XL | 制造商:XILINX 制造商全稱:XILINX 功能描述:CoolRunner XPLA3 CPLD |
| XCR3512XL-10FG324C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3512XL-10FG324I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3512XL-10FGG324C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3512XL-10FGG324I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。