- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375009 > XCR3064 (Xilinx, Inc.) 64 Macrocell CPLD(64宏單元復(fù)雜可編程邏輯器件) PDF資料下載
參數(shù)資料
| 型號： | XCR3064 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 64 Macrocell CPLD(64宏單元復(fù)雜可編程邏輯器件) |
| 中文描述： | 64宏單元CPLD（64宏單元復(fù)雜可編程邏輯器件） |
| 文件頁數(shù)： | 9/15頁 |
| 文件大小： | 124K |
| 代理商： | XCR3064 |
R
XCR3064: 64 Macrocell CPLD
9
www.xilinx.com
1-800-255-7778
DS036 (v1.3) October 9, 2000
This product has been discontinued. Please see
for details.AC Electrical Characteristics
For Commercial Grade Devices
Commercial: 0
°
C
≤
T
AMB
≤
+70
°
C; 3.0V
≤
V
CC
≤
3.6V
Symbol
Parameter
10
12
Unit
Min.
2
Max.
10
Min.
2
Max.
12
t
PD_PAL
Propagation delay time, input (or feedback node) to output through
PAL
Propagation delay time, input (or feedback node) to output through
PAL + PLA
Clock to out (global synchronous clock from pin)
Setup time (from input or feedback node) through PAL
Setup time (from input or feedback node) through PAL + PLA
Hold time
Clock High time
Clock Low time
Input Rise time
Input Fall time
Maximum FF toggle rate
2
(1/t
CH
+ t
CL
)
Maximum internal frequency
2
(1/t
SUPAL
+ t
CF
)
Maximum external frequency
2
(1/t
SUPAL
+ t
CO
)
Output buffer delay time
Input (or feedback node) to internal feedback node delay time
through PAL
Input (or feedback node) to internal feedback node delay time
through PAL+PLA
Clock to internal feedback node delay time
Delay from valid V
CC
to valid reset
Input to output disable
3
Input to output valid
Input to register preset
Input to register reset
ns
t
PD_PLA
3
12.5
3
14.5
ns
t
CO
t
SU_PAL
t
SU_PLA
t
H
t
CH
t
CL
t
R
t
F
f
MAX1
f
MAX2
f
MAX3
t
BUF
t
PDF_PAL
2
7
2
7
8
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
ns
ns
5.5
8
9.5
0
0
4
4
5
5
20
20
20
20
125
91
80
100
74
67
1.5
8.5
1.5
10.5
t
PDF_PLA
11
13
ns
t
CF
t
INIT
t
ER
t
EA
t
RP
t
RR
Notes:
5.5
50
12.5
12.5
15
15
6.5
50
14
14
16
16
ns
μ
s
ns
ns
ns
ns
1. Specifications measured with one output switching. See
Figure 6
and
Table 2
for derating.
2. This parameter guaranteed by design and characterization, not by test.
3. Output C
L
= 5 pF.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3128-15TQ84C | XCR3128: 128 Macrocell CPLD |
| XCR3128-12PQ128C | XCR3128: 128 Macrocell CPLD |
| XCR3128-12PQ128I | XCR3128: 128 Macrocell CPLD |
| XCR3128-12PQ160C | XCR3128: 128 Macrocell CPLD |
| XCR3128-12PQ160I | XCR3128: 128 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3064A | 制造商:XILINX 制造商全稱:XILINX 功能描述:64 Macrocell CPLD With Enhanced Clocking |
| XCR3064A-10CP56C | 制造商:XILINX 制造商全稱:XILINX 功能描述:64 Macrocell CPLD With Enhanced Clocking |
| XCR3064A-10PC44C | 制造商:XILINX 制造商全稱:XILINX 功能描述:64 Macrocell CPLD With Enhanced Clocking |
| XCR3064A-10PC44I | 制造商:Xilinx 功能描述: |
| XCR3064A-10VQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:64 Macrocell CPLD With Enhanced Clocking |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。