
System ACE MPM Solution
DS087 (v1.0) September 25, 2001
Advance Product Specification
1-800-255-7778RSystem Control and Status Pins
Table 4
provides system control and status pins.
Power and Ground Pins
The System ACE MPM requires at least two power sup-
plies: 1.8V supplies power to the System ACE MPM config-
uration controller (an XCV50E) core; and 3.3V supplies
power to the Flash memory and configuration controller
PROM (an XC18V01). Additional power supplies may be
required for the output voltage compatibility pins:
FLASH_VCCO, CFG_VCCO, and CTRL_VCCO. See
Figure 4
and
Table 5
for a description of the System ACE
MPM power pins.
Table 4:
System Control and Status Pins
Pin Name
Pin Type
Description
FCM_ENABLE
Input
System ACE MPM controller enable. When this pin is held Low, all of the
System ACE MPM controller (XCV50E) pins tied to the Flash memory are
3-stated allowing external peripherals access to Flash memory without
contention.
FCMRESET
Input
System ACE MPM FPGA reset pin. The FCMRESET pin is connected to the
XCV50E PROGRAM pin. Applying a Low pulse to the FCMRESET resets the
XCV50E and forces the XCV50E to reconfigure itself from the XC18V01
PROM. (The XCV50E automatically configures itself from the XC18V01 PROM
at power-up.)
DEVRDY
Output
System ACE MPM FPGA DONE pin. The DEVRDY pin is connected to the
XCV50E DONE pin. When DEVRDY is High, the XCV50E is configured and
ready for operation.
SYSCLK
Input
SYSCLK is the system clock input for the System ACE MPM control logic.
SYSRESET
Input
Hold SYSRESET High for at least 10 SYSCLK cycles to reset the System ACE
MPM control logic. Upon release from the reset condition, the System ACE
MPM initiates the download procedure to the target FPGAs.
BITSTRSEL[2-0]
Input
The BITSTRSEL pins determine which of the eight configuration data streams
to download to the target FPGA.
STATUS[3-0]
Output
The STATUS pins indicate the status of the System ACE MPM control logic.
Figure 4:
Power Pins
DS087_04_090601
System ACE
MPM
CFG_VCCO
Configuration
Signals
VCCint1
VCCint2
FLASH_VCCO
CTRL_VCCO
Control
Signals
Slave-Serial
or
Slave-SelectMAP
Control
Circuits
BITSTRSEL[0-2]
SYSCLK
SYSRESET
1.8v
3.3v
CFG_VCCO
Compatible with
Target
FPGAs
CTRL_VCCO
Compatible with
Control Circuits
System Signals
Spartan-II
XILINX
Virtex-II
XILINX