System ACE MPM Solution
DS087 (v1.0) September 25, 2001
Advance Product Specification
1-800-255-7778RTarget FPGA Configuration Pins
Table 3
provides target FPGA configuration pins.
Table 2:
IEEE 1149.1 Boundary Scan Pins
Pin Name
Pin Type
Description
TCK
Input
IEEE 1149.1 test clock pin. The System ACE MPM TCK pin is connected to the
XCV50E and XC18V01 TCK pins. By default, the XCV50E has an internal
pull-up resistor on its TCK pin.
TMS
Input
IEEE 1149.1 test mode select pin. The System ACE MPM TMS pin is
connected to the XCV50E and XC18V01 TMS pins which have internal pull-up
resistors.
TDI
Input
IEEE 1149.1 test data input pin. The System ACE MPM TDI is connected to
the XC18V01 TDI pin which has an internal pull-up resistor.
TDO
Output
IEEE 1149.1 test data output pin. The System ACE MPM TDO pin is connected
to the XCV50E TDO pin which by default has an internal pull-up resistor.
Table 3:
Target FPGA Configuration Pins
Pin Name
Pin Type
Description
CFG_DATA[0]
Output
For Slave-Serial configuration mode, CFG_DATA[0] is the serial data signal for
Serial-Slave Chain 0 and is connected to DIN of the first FPGA in the
Slave-Serial Chain 0. For Slave-SelectMAP configuration mode, CFG_DATA[0]
is the data bit 0 on the SelectMAP bus and is connected to D0 on all target
FPGAs.
CFG_DATA[1]
Output
For Slave-Serial configuration mode, CFG_DATA[1] is the serial data signal for
Serial-Slave Chain 1 and is connected to DIN of the first FPGA in the
Slave-Serial Chain 1. For Slave-SelectMAP configuration mode, CFG_DATA[1]
is the data bit 1 on the SelectMAP bus and is connected to D1 on all target
FPGAs.
CFG_DATA[2]
Output
For Slave-Serial configuration mode, CFG_DATA[2] is the serial data signal for
Serial-Slave Chain 2 and is connected to DIN of the first FPGA in the
Slave-Serial Chain 2. For Slave-SelectMAP configuration mode, CFG_DATA[2]
is the data bit 2 on the SelectMAP bus and is connected to D2 on all target
FPGAs.
CFG_DATA[3]
Output
For Slave-Serial configuration mode, CFG_DATA[3] is the serial data signal for
Serial-Slave Chain 3 and is connected to DIN of the first FPGA in the
Slave-Serial Chain 3. For Slave-SelectMAP configuration mode, CFG_DATA[3]
is the data bit 3 on the SelectMAP bus and is connected to D3 on all target
FPGAs.
CFG_DATA[4]
Output
For Slave-Serial configuration mode, CFG_DATA[4] is the serial data signal for
Serial-Slave Chain 4 and is connected to DIN of the first FPGA in the
Slave-Serial Chain 4. For Slave-SelectMAP configuration mode, CFG_DATA[4]
is the data bit 4 on the SelectMAP bus and is connected to D4 on all target
FPGAs.
CFG_DATA[5]
Output
For Slave-Serial configuration mode, CFG_DATA[5] is the serial data signal for
Serial-Slave Chain 5 and is connected to DIN of the first FPGA in the
Slave-Serial Chain 5. For Slave-SelectMAP configuration mode, CFG_DATA[5]
is the data bit 5 on the SelectMAP bus and is connected to D5 on all target
FPGAs.