
November 13, 1998 (Version 1.2) 
      5
Internal Timing Parameters
Symbol 
Parameter
XC95144XL-5 
Min
1
XC95144XL-7 
Min 
XC95144XL-10
Min 
Units
Max
1
Max 
Max
Buffer Delays
t
IN
t
GCK
t
GSR
t
GTS
t
OUT
t
EN
Product Term Control Delays
t
PTCK
Product term clock delay 
t
PTSR
Product term set/reset delay 
t
PTTS
Product term 3-state delay 
Internal Register and Combinatorial Delays
t
PDI
Combinatorial logic propagation delay 
t
SUI
Register setup time 
t
HI
Register hold time 
t
ECSU
Register clock enable setup time 
t
ECHO
Register clock enable hold time 
t
COI
Register clock to output valid time 
t
AOI
Register async. S/R to output delay 
t
RAI
Register async. S/R recover before clock 
t
LOGI
Internal logic delay 
t
LOGILP
Internal low power logic delay 
Feedback Delays
t
F
FastCONNECT II feedback delay 
Time Adders
t
PTA
Incremental product term allocator delay 
t
SLEW
Slew-rate limited delay 
Input buffer delay 
GCK buffer delay 
GSR buffer delay 
GTS buffer delay 
Output buffer delay 
Output buffer enable/disable delay 
1.5 
1.1 
2.0 
4.0 
2.0 
0.0 
2.3 
1.5 
3.1 
5.0 
2.5 
0.0 
3.5 
1.8 
4.5 
7.0 
3.0 
0.0 
ns
ns
ns
ns
ns
ns
1.6 
1.0 
5.5 
2.4 
1.4 
7.2 
2.7 
1.8 
7.5 
ns
ns
ns
0.5 
1.3 
1.7 
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2.3 
1.4 
2.3 
1.4 
2.6 
2.2 
2.6 
2.2 
3.0 
3.5 
3.0 
3.5 
0.4 
6.0 
0.5 
6.4 
1.0 
7.0 
5.0 
7.5 
10.0 
1.0 
5.0 
1.4 
6.4 
1.8 
7.3 
1.9 
3.5 
4.2 
ns
0.7 
3.0 
0.8 
4.0 
Preliminary
1.0 
4.5 
ns
ns
Advance 
Note 1: 
Please contact Xilinx for up-to-date information on advance specifications.