- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372876 > XC95144XLSERIES High Performance CPLD PDF資料下載
參數(shù)資料
| 型號(hào)： | XC95144XLSERIES |
| 英文描述： | High Performance CPLD |
| 中文描述： | 高性能的CPLD |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 84K |
| 代理商： | XC95144XLSERIES |
November 13, 1998 (Version 1.2)
1
Features
5 ns pin-to-pin logic delays
System frequency up to 178 MHz
144 macrocells with 3,200 usable gates
Available in small footprint packages
- 100-pin TQFP (81 user I/O pins)
- 144-pin TQFP (117 user I/O pins)
- 144-pin CSP (117 user I/O pins)
Optimized for high-performance 3.3 V systems
- Low power operation
- 5 V tolerant I/O pins accept 5 V, 3.3 V, and 2.5 V
signals
- 3.3 V or 2.5 V output capability
- Advanced 0.35 micron feature size CMOS
FastFLASH technology
Advanced system features
- In-system programmable
- Superior pin-locking and routability with
FastCONNECT II switch matrix
- Extra wide 54-input Function Blocks
- Up to 90 product-terms per macrocell with individual
product-term allocation
- Local clock inversion with 3 global and one product-
term clocks
- Individual output enable per output pin with local
inversion
- Input hysteresis on all user and boundary-scan pin
inputs
- Bus-hold ciruitry on all user pin inputs
- Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
- Endurance exceeding 10,000 program/erase cycles
- 20 year data retention
- ESD protection exceeding 2,000 V
Pin-compatible with 5 V-core XC95144 device in the
100-pin TQFP package
Description
The XC95144XL is a 3.3 V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of eight
54V18 Function Blocks, providing 3,200 usable gates with
propagation delays of 5 ns. See Figure 2 for architecture
overview.
Power Estimation
Power dissipation in CPLDs can very substantially depend-
ing on the system frequency, design application, and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XL device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of I
CC
, the following equation may
be used:
I
CC
(mA) = MC
HP
(0.5) + MC
LP
(0.3) + MC(0.0045 mA/MHz) f
Where:
MC
HP
= Macrocells in high-performance (default) mode
MC
LP
= Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
This calculation is based on typical operating conditions
using a pattern of 16-bit up/down counters in each Function
Block with no output loading. The actual I
CC
value varies
with the design application and should be verified during
normal system operation.
Figure 1 shows the above estimation in graphical form.
Figure 1: Typical I
cc
vs. Frequency for XC95144XL
XC95144XL High Performance
CPLD
November 13, 1998 (Version 1.2)
Preliminary Product Specification
Clock Frequency (MHz)
T
C
0
100
200
X5898C
200
100
178 MHz
Low Power
High Performance
50
150
50
150
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC95288-10BG352C | Flash Complex PLD |
| XC95288-10HQ208C | Flash Complex PLD |
| XC95288-15BG352C | Flash Complex PLD |
| XC95288-15BG352I | Flash Complex PLD |
| XC95288-15HQ208C | Flash Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC95144XLTQ11C | 制造商:XILINX 功能描述:NEW |
| XC95144XV | 制造商:XILINX 制造商全稱:XILINX 功能描述:High-Performance CPLD |
| XC95144XV_07 | 制造商:XILINX 制造商全稱:XILINX 功能描述:High-Performance CPLD |
| XC95144XV-4CS144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:High-Performance CPLD |
| XC95144XV-4CS144I | 制造商:XILINX 制造商全稱:XILINX 功能描述:High-Performance CPLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。