- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4208 > XC6VCX240T-2FFG784I (Xilinx Inc)IC FPGA VIRTEX 6 241K 784FFGBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC6VCX240T-2FFG784I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 41/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA VIRTEX 6 241K 784FFGBGA |
| 產(chǎn)品培訓(xùn)模塊： | Virtex-6 FPGA Overview |
| 產(chǎn)品變化通告： | Virtex-6 FIFO Input Logic Reset 18/Apr/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex® 6 CXT |
| LAB/CLB數(shù)： | 18840 |
| 邏輯元件/單元數(shù)： | 241152 |
| RAM 位總計(jì)： | 15335424 |
| 輸入/輸出數(shù)： | 400 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 784-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 784-FCBGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
46
TSTATPHAOFFSET
Static Phase Offset of the MMCM Outputs(3)
0.12
ns
TOUTJITTER
MMCM Output Jitter(4)
Note 1
TOUTDUTY
MMCM Output Clock Duty Cycle Precision(5)
0.20
ns
TLOCKMAX
MMCM Maximum Lock Time
100
s
FOUTMAX
MMCM Maximum Output Frequency
700
MHz
FOUTMIN
MMCM Minimum Output Frequency(6)(7)
4.69
MHz
TEXTFDVAR
External Clock Feedback Variation
< 20% of clock input period or 1 ns
Max
RSTMINPULSE
Minimum Reset Pulse Width
1.5
ns
FPFDMAX
Maximum Frequency at the Phase Frequency Detector
with Bandwidth Set to High or Optimized(8)
450
MHz
Maximum Frequency at the Phase Frequency Detector
with Bandwidth Set to Low
300
MHz
FPFDMIN
Minimum Frequency at the Phase Frequency Detector
with Bandwidth Set to High or Optimized
135
MHz
Minimum Frequency at the Phase Frequency Detector
with Bandwidth Set to Low
10.00
MHz
TFBDELAY
Maximum Delay in the Feedback Path
3 ns Max or one CLKIN cycle
TMMCMDCK_PSEN/
TMMCMCKD_PSEN
Setup and Hold of Phase Shift Enable
1.04/0.00
ns
TMMCMDCK_PSINCDEC/
TMMCMCKD_PSINCDEC
Setup and Hold of Phase Shift Increment/Decrement
1.04/0.00
ns
TMMCMCKO_PSDONE
Phase Shift Clock-to-Out of PSDONE
0.38
ns
Notes:
1.
When DIVCLK_DIVIDE = 3 or 4, FINMAX is 315 MHz.
2.
The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
3.
The static offset is measured between any MMCM outputs with identical phase.
4.
Values for this parameter are available in the Architecture Wizard.
5.
Includes global clock buffer.
6.
Calculated as FVCO/128 assuming output duty cycle is 50%.
7.
When CASCADE4_OUT = TRUE, FOUTMIN is 0.036 MHz.
8.
In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth setting is
equivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adjusted to Low
when the software can determine that the phase frequency detector input is less than 135 MHz.
Table 57: MMCM Specification (Cont’d)
Symbol
Description
Speed Grade
Units
-2
-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ABB106DHHN-S621 | CONN EDGECARD 212PS .050 DIP SLD |
| ABB106DHHD-S621 | CONN EDGECARD 212PS .050 DIP SLD |
| XC2V3000-5FF1152I | IC FPGA VIRTEX-II 1152FCBGA |
| ACB106DHHN-S578 | EDGECARD 212POS .050 SLD W/POSTS |
| XC5VFX70T-2FF1136I | IC FPGA VIRTEX-5FXT 1136FFBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC6VCX75T | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-6 CXT Family Data Sheet |
| XC6VCX75T-1FF484C | 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 75K 484BGA |
| XC6VCX75T-1FF484I | 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 240 I/O 484FCBGA |
| XC6VCX75T-1FF784C | 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 360 I/O 784FCBGA |
| XC6VCX75T-1FF784I | 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 360 I/O 784FCBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。