參數(shù)資料
型號: XC6VCX130T-1FFG484C
廠商: Xilinx Inc
文件頁數(shù): 13/52頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX 6 128K 484FFGBGA
產品培訓模塊: Virtex-6 FPGA Overview
產品變化通告: Virtex-6 FIFO Input Logic Reset 18/Apr/2011
標準包裝: 1
系列: Virtex® 6 CXT
LAB/CLB數(shù): 10000
邏輯元件/單元數(shù): 128000
RAM 位總計: 9732096
輸入/輸出數(shù): 240
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BBGA,F(xiàn)CBGA
供應商設備封裝: 484-FCBGA
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
20
Table 26 summarizes the DC specifications of the clock input of the GTX transceiver. Consult theVirtex-6 FPGA GTX
Transceivers User Guide for further details.
GTX Transceiver Switching Characteristics
Consult Virtex-6 FPGA GTX Transceivers User Guide for further information.
Table 26: GTX Transceiver Clock DC Input Level Specification
Symbol
DC Parameter
Conditions
Min
Typ
Max
Units
VIDIFF
Differential peak-to-peak input voltage
210
800
2000
mV
RIN
Differential input resistance
90
100
130
CEXT
Required external AC coupling capacitor
100
nF
Table 27: GTX Transceiver Performance
Symbol
Description
Speed Grade
Units
-2
-1
FGTXMAX
Maximum GTX transceiver data rate
3.75
Gb/s
FGPLLMAX
Maximum PLL frequency
2.5
GHz
FGPLLMIN
Minimum PLL frequency
1.2
GHz
Table 28: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics
Symbol
Description
Speed Grade
Units
-2
-1
FGTXDRPCLK
GTXDRPCLK maximum frequency
100
MHz
Table 29: GTX Transceiver Reference Clock Switching Characteristics
Symbol
Description
Conditions
All Speed Grades
Units
Min
Typ
Max
FGCLK
Reference clock frequency range
67.5
375
MHz
TRCLK
Reference clock rise time
20% – 80%
200
ps
TFCLK
Reference clock fall time
80% – 20%
200
ps
TDCREF
Reference clock duty cycle
Transceiver PLL only
45
50
55
%
TLOCK
Clock recovery frequency acquisition
time
Initial PLL lock
1
ms
TPHASE
Clock recovery phase acquisition time
Lock to data after PLL has locked to
the reference clock
200
s
X-Ref Target - Figure 13
Figure 13: Reference Clock Timing Parameters
ds153_13_041410
80%
20%
TFCLK
TRCLK
相關PDF資料
PDF描述
AT24C02C-SSHM-T IC EEPROM 2KBIT 1MHZ 8SOIC
BQ4014MB-120 IC NVSRAM 2MBIT 120NS 32DIP
XC6VLX75T-1FFG784C IC FPGA VIRTEX 6 74K 784FFGBGA
XC4VLX40-11FFG1148C IC FPGA VIRTEX-4 LX 40K 1148FBGA
XC4VLX40-10FFG1148I IC FPGA VIRTEX-4 LX 40K 1148FBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC6VCX130T-1FFG484I 功能描述:IC FPGA VIRTEX 6 128K 484FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex® 6 CXT 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX130T-1FFG784C 功能描述:IC FPGA VIRTEX 6 128K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex® 6 CXT 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX130T-1FFG784I 功能描述:IC FPGA VIRTEX 6 128K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex® 6 CXT 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX130T-2FF1156C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 128000 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA 600 I/O 1156FCBGA 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 128K 1156BGA
XC6VCX130T-2FF1156I 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 128000 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA 600 I/O 1156FCBGA