- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄4224 > XC5VLX50T-1FF1136C (Xilinx Inc)IC FPGA VIRTEX-5 50K 1136FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC5VLX50T-1FF1136C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 12/91頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA VIRTEX-5 50K 1136FBGA |
| 產(chǎn)品變化通告： | Step Intro and Pkg Change 11/March/2008 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex®-5 LXT |
| LAB/CLB數(shù)： | 3600 |
| 邏輯元件/單元數(shù)： | 46080 |
| RAM 位總計(jì)： | 2211840 |
| 輸入/輸出數(shù)： | 480 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 1136-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 1136-FCBGA |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 122-1586-ND - BOARD EVAL FOR VIRTEX-5 ML555 HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-AFX-FF1136-500-G-ND - BOARD DEV VIRTEX 5 FF1136 HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET 122-1508-ND - EVALUATION PLATFORM VIRTEX-5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
2
Table 2: Recommended Operating Conditions
Symbol
Description
Temperature Range
Min
Max
Units
VCCINT
Internal supply voltage relative to GND, TJ =0°C to +85°C
Commercial
0.95
1.05
V
Internal supply voltage relative to GND, TJ = –40°C to +100°C
Industrial
0.95
1.05
V
VCCAUX(1)
Auxiliary supply voltage relative to GND, TJ =0°C to +85°C
Commercial
2.375
2.625
V
Auxiliary supply voltage relative to GND, TJ =–40°C to +100°C
Industrial
2.375
2.625
V
VCCO(2,4,5)
Supply voltage relative to GND, TJ =0°C to +85°C
Commercial
1.14
3.45
V
Supply voltage relative to GND, TJ =–40°C to +100°C
Industrial
1.14
3.45
V
VIN
3.3V supply voltage relative to GND, TJ =0°C to +85°C
Commercial
GND – 0.20
3.45
V
3.3V supply voltage relative to GND, TJ = –40°C to +100°C
Industrial
GND – 0.20
3.45
V
2.5V and below supply voltage relative to GND,
TJ =0°C to +85°C
Commercial
GND – 0.20
VCCO + 0.2
V
2.5V and below supply voltage relative to GND,
TJ = –40°C to +100°C
Industrial
GND – 0.20
VCCO + 0.2
V
IIN(6)
Maximum current through any pin in a powered or unpowered
bank when forward biasing the clamp diode
Commercial
10
mA
Industrial
10
mA
VBATT(3)
Battery voltage relative to GND, TJ =0°C to +85°C
Commercial
1.0
3.6
V
Battery voltage relative to GND, TJ =–40°C to +100°C
Industrial
1.0
3.6
V
Notes:
1.
Recommended maximum voltage drop for VCCAUX is 10 mV/ms.
2.
Configuration data is retained even if VCCO drops to 0V.
3.
VBATT is required only when using bitstream encryption. If battery is not used, connect VBATT to either ground or VCCAUX.
4.
Includes VCCO of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5.
The configuration supply voltage VCC_CONFIG is also known as VCCO_0.
6.
A total of 100 mA per bank should not be exceeded.
Table 3: DC Characteristics Over Recommended Operating Conditions
Symbol
Description
Data Rate
Min
Typ
Max
Units
VDRINT
Data retention VCCINT voltage (below which configuration data might be lost)
0.75
V
VDRI
Data retention VCCAUX voltage (below which configuration data might be lost)
2.0
V
IREF
VREF leakage current per pin
10
A
IL
Input or output leakage current per pin (sample-tested)
10
A
CIN
Input capacitance (sample-tested)
8pF
IRPU(1)
Pad pull-up (when selected) @ VIN =0V, VCCO =3.3V
20
150
A
Pad pull-up (when selected) @ VIN =0V, VCCO =2.5V
10
90
A
Pad pull-up (when selected) @ VIN =0V, VCCO = 1.8V
5
45
A
Pad pull-up (when selected) @ VIN =0V, VCCO = 1.5V
3
30
A
Pad pull-up (when selected) @ VIN =0V, VCCO = 1.2V
2
15
A
IRPD(1)
Pad pull-down (when selected) @ VIN =2.5V
5
110
A
IBATT(2)
Battery supply current
150
nA
n
Temperature diode ideality factor
1.0002
n
r
Series resistance
5.0
Ω
Notes:
1.
Typical values are specified at nominal voltage, 25°C.
2.
Maximum value specified for worst case process at 25°C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC5VLX50T-1FFG1136C | IC FPGA VIRTEX-5 50K 1136FBGA |
| AT24C02C-XHM-T | IC EEPROM 2KBIT 1MHZ 8TSSOP |
| XC2V1500-4FF896I | IC FPGA VIRTEX-II 896FCBGA |
| AT24C02C-STUM-T | IC EEPROM 2KBIT 1MHZ SOT23-5 |
| XC2V1500-5FFG896C | IC FPGA VIRTEX-II 1.5M 896-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC5VLX50T-1FF1136CES | 制造商:Xilinx 功能描述: |
| XC5VLX50T-1FF1136I | 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50T-1FF1138CES | 制造商:Xilinx 功能描述: |
| XC5VLX50T-1FF665C | 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50T-1FF665CES | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。