參數(shù)資料
型號: XC5VLX110T-3FFG1136C
廠商: Xilinx Inc
文件頁數(shù): 42/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 110K 1136FBGA
產(chǎn)品變化通告: Step Intro and Pkg Change 11/March/2008
標準包裝: 1
系列: Virtex®-5 LXT
LAB/CLB數(shù): 8640
邏輯元件/單元數(shù): 110592
RAM 位總計: 5455872
輸入/輸出數(shù): 640
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1136-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1136-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML523-FXT-UNI-G-J-ND - BOARD EVAL FOR VIRTEX-5
HW-V5-ML523-FXT-UNI-G-ND - BOARD EVAL FOR VIRTEX-5
HW-V5-ML523-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
47
Block RAM and FIFO Switching Characteristics
Table 68: Block RAM and FIFO Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
Block RAM and FIFO Clock to Out Delays
TRCKO_DO and TRCKO_DOR(1)
Clock CLK to DOUT output (without output
register)(2,3)
1.79
1.92
2.19
ns, Max
Clock CLK to DOUT output (with output register)(4,5)
0.61
0.69
0.82
ns, Max
Clock CLK to DOUT output with ECC (without output
register)(2,3)
2.64
3.03
3.61
ns, Max
Clock CLK to DOUT output with ECC (with output
register)(4,5)
0.66
0.77
0.93
ns, Max
Clock CLK to DOUT output with Cascade (without
output register)(2)
2.10
2.44
2.94
ns, Max
Clock CLK to DOUT output with Cascade (with output
register)(4)
0.91
1.07
1.30
ns, Max
TRCKO_FLAGS
Clock CLK to FIFO flags outputs(6)
0.76
0.87
1.02
ns, Max
TRCKO_POINTERS
Clock CLK to FIFO pointer outputs(7)
1.10
1.26
1.48
ns, Max
TRCKO_ECCR
Clock CLK to BITERR (with output register)
0.66
0.77
0.93
ns, Max
TRCKO_ECC
Clock CLK to BITERR (without output register)
2.48
2.85
3.41
ns, Max
Clock CLK to ECCPARITY in standard ECC mode
1.29
1.47
1.74
ns, Max
Clock CLK to ECCPARITY in ECC encode only mode
0.77
0.89
1.05
ns, Max
Setup and Hold Times Before/After Clock CLK
TRCCK_ADDR/TRCKC_ADDR
ADDR inputs(8)
0.34
0.30
0.40
0.32
0.48
0.36
ns, Min
TRDCK_DI/TRCKD_DI
DIN inputs(9)
0.27
0.28
0.30
0.28
0.35
0.29
ns, Min
TRDCK_DI_ECC/TRCKD_DI_ECC
DIN inputs with ECC in standard mode(9)
0.33
0.32
0.37
0.33
0.42
0.36
ns, Min
DIN inputs with ECC encode only(9
0.68
0.32
0.72
0.33
0.77
0.36
ns, Min
TRCCK_EN/TRCKC_EN
Block RAM Enable (EN) input
0.32
0.15
0.36
0.15
0.42
0.15
ns, Min
TRCCK_REGCE/TRCKC_REGCE
CE input of output register
0.15
0.22
0.16
0.24
0.18
0.27
ns, Min
TRCCK_SSR/TRCKC_SSR
Synchronous Set/ Reset (SSR) input
0.17
0.23
0.21
0.25
0.26
0.28
ns, Min
TRCCK_WE/TRCKC_WE
Write Enable (WE) input
0.44
0.16
0.51
0.17
0.63
0.18
ns, Min
TRCCK_WREN/TRCKC_WREN
WREN/RDEN FIFO inputs(10)
0.36
0.30
0.41
0.34
0.48
0.40
ns, Min
相關(guān)PDF資料
PDF描述
IDT71016S20PHGI8 IC SRAM 1MBIT 20NS 44TSOP
XC5VLX110T-3FF1136C IC FPGA VIRTEX-5 110K 1136FBGA
XC5VLX110T-2FFG1136I IC FPGA VIRTEX-5 110K 1136FBGA
XC5VLX110T-2FF1136I IC FPGA VIRTEX-5 110K 1136FBGA
XCV1600E-7FG1156C IC FPGA 1.8V C-TEMP 1156-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX110T-3FFG1738C 功能描述:IC FPGA VIRTEX-5 110K 1738FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VLX155 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview
XC5VLX155-1FF1153C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 65NM 1V 1153FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 800 I/O 1153FCBGA
XC5VLX155-1FF1153I 功能描述:IC FPGA VIRTEX-5LX 1153FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VLX155-1FF1760C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 65NM 1V 1760FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX5LX 155K 1760BGA
<small id="v0zyn"><ul id="v0zyn"><center id="v0zyn"></center></ul></small>
  • <thead id="v0zyn"><th id="v0zyn"><input id="v0zyn"></input></th></thead>
    <ins id="v0zyn"><xmp id="v0zyn"><table id="v0zyn"></table></xmp></ins>